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Abstract
The use of orientated semiconducting nanowires as the active material in solution processable 
printable transistors is an area of research that can offer enormous potential in the field of 
high performance electronics. Lightweight, flexible and low cost components that are 
compatible with plastic substrates can further increase the appeal of this field. Currently, the 
most commonly used materials for field-effect transistors in large area electronics are 
polycrystalline, amorphous silicon and organic semiconductors. However, these classes of 
semiconductors face several limitations with regards to their compatibility in plastic 
electronics, either due to their high temperature processing (silicon) or low charge carrier 
mobility (organics).
The current work investigates alternative semiconductors based on nanomaterials that can be 
used as active layers in large area electronics, with performances comparable to or exceeding 
those of amorphous silicon which can be processed at much lower temperatures.
In this thesis, we explore semiconducting inorganic nanowires including silicon, germanium, 
and zinc oxide nanowires as the channel material in field-effect transistors to realise high 
performance printed electronics. Several main challenges, such as deposition of nanowire 
‘inks’, ohmic contacts to nano wires, surface states, and the use of organic dielectrics are 
addressed as follows: (1) Development of two new nanowire deposition methods based on 
either spray coating or dip-coating has led to alignment control for nanowires and also high 
density coatings on various substrates. These techniques can offer scalability for large area 
surfaces at room temperature. (2) Solving problems of making near-ohmic contacts in 
nanowire transistors fabricated at low temperatures ensured efficient charge injection in 
devices. Optimised FETs with high work function metal electrodes and treated nanowire 
surfaces exhibited high output currents reaching 1mA, high on/off current modulation of 
-10^, and high hole mobility in the range of 5-26cm^A^s. (3) Investigation of high Schottky 
barrier nanowire FETs led to better understanding of source contact barrier lowering by the 
gate field and the discovery of a new type of nanowire transistor operation that can offer 
improved power dissipation and near ideal current-voltage saturation characteristics with 
drain voltage saturation of less than 2V, even at large gate voltages. (4) The control of 
nanowire surfaces, especially at the nanowire-insulator interface was achieved using low-it 
organic dielectrics and self-assembled monolayers. This also resulted in the demonstration of 
high performance />-type transistors exhibiting lOpA output current, on/off current ratio of
-10^ and the high field-effect mobility in the range of 5-20cm^A^-s. (5) Finally, a high 
performance 77-type ZnO nanowire transistor on a flexible plastic substrate with a low-A: 
dielectric was demonstrated with output current of ~lpA, on/off current modulation of -10^, 
subthreshold voltage swing of ~0.26mV/dec and a field-effect mobility in the range of 49- 
65cmW-s.
In short, this thesis delivers a new realisation of a concept in which solution processable high 
performance electronic devices may be fabricated using low temperature processing steps on 
various substrates including plastics. The approach is general to a broad range of nanowire 
material systems and can be applied to e-paper, flexible displays, chemical and biological 
sensors, RFID tags, memory elements and ambient intelligence devices.
This thesis is dedicated to my family.
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1.0 Introduction and background
Solution-based fabrication of field-effect transistors (FETs) using semiconducting ‘inks’ at 
low temperatures and on large area substrates is a highly attractive technology for low-cost, 
lightweight and potentially flexible electronic applications in many areas including: chemical 
and biological sensors [1], RFID tags [2], memory elements [3], ambient intelligent devices, 
e-paper and flexible displays. [4]
Semiconducting nanomaterials such as single-crystalline nanowires (NWs) have the potential 
to provide a breakthrough in the area of high performance, low cost device assembly due to 
their high charge carrier mobility comparable to their bulk counterparts. The unique aspect 
ratio allows NWs with a few tens of nanometre diameters to be dispersed in solvents and then 
processed onto substrates at room temperature to ‘bridge’ device electrodes. Provided that 
there is a good degree of alignment of these NWs along charge flow direction and high 
quality ohmic contacts to the semiconducting channel, device performance per NW is 
expected to be comparable to that achieved in traditional single-crystal semiconductor 
technologies.[5] Recent synthetic growth techniques like vapour-liquid-solid (VLS) [6] and 
supercritical-fluid-liquid-solid (SFLS) [7] methods developed for growing NWs now have the 
potential to produce industrial quantities of materials. More recently, solution-based NW 
positioning technology has been demonstrated over 16,000 patterned electrode sites on a 
single substrate. [8] These advances make it feasible to use NWs as the active channel 
element in low cost scalable assembly techniques.
However, in order to realistically fulfil the potential of semiconducting NWs in printable 
electronics, several key issues need to be addressed. The first main challenge is the 
development of solution-based deposition techniques that could be scaled up and integrated 
into industrial fabrication processes. The second challenge is the formation of contacts on top 
of NW arrays forming the semiconducting channel. The third challenge is the control of NW 
surface states that essentially defines charge transport properties in nano-systems and thus 
controls the operating parameters in NW FETs. The last challenge is in the integration of all 
the key transistor components into fully working, high performance transistors on plastic 
foils.
In this thesis, we have attempted to address these important challenges and the research 
efforts has resulted in the development of two new deposition techniques from NW ‘inks’ 
(Chapter 4), investigation of metal-semiconductor contacts for high performance NW FETs
(Chapter 5), that led to an observation of a new type of NW transistor with current 
modulation occurring at the source electrode (Chapter 6), control of NW surface states using 
self-assembled monolayer (Chapter 7), the use of low-Â: organic dielectrics (Chapters 5 & 8) 
and demonstration of flexible NW FETs on PET foils (Chapter 8).
1.1 Solution based assembly of high performance transistors
Solution-based assembly of electronic devices, such as FETs offers several major advantages 
for device fabrication. First of all, it eliminates the deposition steps under vacuum conditions 
and thus the size of the printed circuit is not limited by the size of the vacuum chamber and 
can be produced by additive deposition and printing; somewhat similar to news paper 
printing. The second advantage is the ability to work at low processing temperatures and 
utilise flexible, transparent and low-cost substrates such as plastics.
A number of approaches have been developed for large area printable flexible electronics, 
although none of these were able to satisfy all the requirements for high-performance 
solution-processable printable transistors due to either mobility limitations or processing 
drawbacks, such as high process temperatures, material rigidity or slow growth conditions.
Below is a short description of the most popular technologies for large area electronic 
devices.
Solution processable organic semiconductors, such as conjugated polymers and small 
molecules offer excellent compatibility with plastic flexible substrates, however, the 
performance of the best organic-based FETs, targeting these applications has only recently 
become comparable to a-Si:H with charge carrier mobilities of the order of lcm^A^s.[9] 
Higher mobilities of up to 5cm W s have been demonstrated on a single-FET scale, though 
reproducibility of these results is not achievable in large area printing processes due to 
significant difficulties in the control of material crystallisation. Amorphous semiconducting 
polymer FETs demonstrate excellent reproducibility of results, but charge carrier mobility is 
significantly smaller and only reaches 0.05 -  0.1 cm^AAs.
The solution-processable metal-oxide semiconductor approach is typically based on 
deposition as sol-gels or a precursor reaction route. [10] These materials and deposition 
techniques require high temperatures for particle sintering or precursor decomposition and 
conversion (typically at 300-500°C) hence direct coating of plastic substrates is not feasible. 
Attempts to reduce process temperatures have resulted in significant performance 
deterioration thus dramatically reducing the usability of these oxide semiconductors. [11]
Currently, the most commonly used materials for large area electronics are hydrogenated 
amorphous silicon (a-Si:H) and polycrystalline silicon (poly-Si). However, deposition 
processes are vacuum-based and cannot be done from solution phase. In order to make these 
materials compatible with transistor assembly on glass and plastics, they must be deposited at 
low temperatures. This leads to inferior electrical performance in the active channel. For 
example, a-Si:H FETs (deposited on glass) have low charge carrier mobility (~lcm^A^-s) and 
show some degree of instability. This instability is manifested as excessive threshold voltage 
shifts and reduced output currents. As a result, applications which require even the modest 
computational control or communication functions cannot be addressed with this material. As 
such, a-Si:H is only used for pixel switching in actively addressed liquid-crystal displays 
(LCDs) and more recently in active matrix organic light emitting diodes (AMOLEDs). Poly- 
Si on the other hand offers improved electrical stability and can be used in high speed 
electronics. Poly-Si is used in projection displays where small pixel size is required. 
However, the limitation with this material is the trade-off between much higher process 
temperatures and electrical performance.
Recently, ID nanostructures, such as semiconductor NWs and carbon nanotubes (CNTs) 
have emerged as potential material candidates in the field of high-performance, large area 
electronics. The electrical performance of these new materials have been demonstrated to be 
comparable to (and sometime exceeding) that of the highest quality single crystalline 
materials. In particular, carrier mobility values of 1350cmW-s was demonstrated for p-typQ 
Si NWs [12], 600cmW-s for Ge NWs [13], 928cm^W s for ZnO NWs [14], up to 
350cmW-s for n-type CdS NWs [5], I1500cmW-s for InAs/InP core/shell NWs [15], and 
up to 20000cmW-s for single-walled carbon nanotube transistors (SWCNTs).[I6] Current 
synthesis techniques such as the catalytic-assisted vapour-liquid-solid (VLS), supercritical- 
fluid-liquid-solid (SFLS) and vapour transport synthesis (or vapour solid VS) have the 
potential to produce large quantities of high purity single crystalline NW materials, whilst 
offering direct separation between NW synthesis and device assembly. After synthesis, NWs 
can be dispersed into solvents and then processed as inks on a variety of substrates at room 
temperature in an inexpensive way. This new concept of FET assembly has been proposed 
and demonstrated in many research papers using oriented semiconducting NW thin-films as 
the FET channel.[17] The NWs retain their high carrier mobility which approaches that of 
their bulk single-crystalline counterparts and significantly higher than “low-temperature 
solution processable organic materials”. This unique feature of NWs opens up a new concept 
in large area low-cost flexible electronics.
1.2 Solution processable nanowire transistor assembly concept
Traditionally, individual semiconducting NWs have been exploited in a number of new 
device concepts envisioned for nanoscale electronics and optoelectronic applications. 
However, there still remains the issue of how electrical contacts may be defined onto 
individual NWs to form complex circuitry in a hierarchical way.
FETs which utilise disordered semiconducting materials like poly-Si, a-Si:H and solution 
processable organic semiconductors (Fig. 1.1a), charge transport occurs in the channel 
through hopping at grain boundaries and this leads to low carrier mobility. In FETs that are 
made using multiple NWs bridging transistor channels, charge transport occur within single 
crystals and thus ensure high carrier mobility (Fig. 1.1b). The concept of NW FETs that can 
be assembled at low temperatures (ideally < 250°C for compatibility with plastics) will offer 
a new perspective in electronic applications and a new way of using nanomaterials in large 
area electronics. The separation of the NW synthesis from device assembly represents a 
powerful route to making high performance electronics at low temperatures. For example, 
NWs can be harvested (Fig. 1.1c) and suspended in most alcoholic solvents to produce NW- 
embedded inks (Fig. l.ld). These inks can then be processed at room temperature to form 
semiconducting layers (Fig. Lie). Conventional lithographic processes such as 
photolithography or direct printing of electrodes with ink-jet printers can then used to define 
electrical contacts to yield high performance FETs in an inexpensive way on various 
substrates including plastics (Fig. l.lf). Alternatively, fabrication methods like gravure 
printing of electrical contacts, screen printing and lamination of electrical contacts, dielectric 
layers can also be adopted for this purpose.
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Figure 1.1 Concept o f  N W  based FETs. a) In poly crystalline, hydrogenated amorphous silicon and solution 
processable organic FETs, charge carriers (arrows) have to travel across multiple grain boundaries 
(represented as red squares in the figure). This process results in low carrier mobility, b) N W  based FETs 
have conducting channels consisting o f  multiple array o f  single-crystalline semiconducting NWs, charge 
travel between the source and drain contacts in single crystals. This ensures much higher carrier mobility, c) 
- f )  Fabrication process fo r  solution processable N W  FETs. c) Scanning electron microscope image showing 
single crystalline inorganic semiconducting NWs. The inset (scale bar: 5nm) is a high resolution microscope 
image (HRTEM) showing the single crystalline structure o f  a NW, d) solution suspended NWs (NW-inks) 
obtained by dispersing NWs in appropriate solvents such as isopropanol, anisole or even water, e) Optical 
image showing N W  thin-fllm, achieved through solution assembly techniques. The scale bar corresponds to 
500pm. f )  optical photomicrograph shows array o f  N W  FET structures on a polyethylene terephthalate
(PET) substrate.
1.3 Semiconducting nanowires: synthesis, properties and devices
The semiconductor nanowire (NW) is a general term for a semiconducting solid filament or a 
whisker with diameter between 5-lOOnm and a length scale of hundreds of nanometres to 
several 10s of micrometers. Generally speaking, such restrictions of the diameter is not 
absolute and there have been several reports of NWs with diameters exceeding 150nm.[18] 
Of particular interest to this work are NWs with lengths of more than 5-10s of microns. This 
ensures that NWs can easily bridge realistic source-drain gaps in the FETs.
1.3.1 Semiconducting nanowire synthesis
Commercialisation of NWs in large area electronics will require the ability to produce large 
quantities of NWs on an industrial scale. Currently, various synthetic strategies exist for 
generating semiconducting NWs, although we are aware of only one technique (SFLS) that 
can be realistically scaled up to produce NWs on an industrial scale. Nevertheless, we will
review several techniques of NW synthesis. These can be grouped into two categories: (1) 
lithographic patterning and fabrication by top-down approach and (2) chemical synthesis 
from bottom-up. In the lithographic patterning and fabrication, micro fabrication techniques 
and chemical etching are used to pattern and electrically isolate ID structures from substrates. 
This process is however, extremely expensive and time consuming when considering large 
scale production of NW materials.
Chemical syntheses of many types of semiconducting NWs have now been demonstrated. 
These include elemental semiconductors such as Si and Ge, III-V semiconductors (GaN, 
GaAs, GaP, InP, InAs), II-VI semiconductors (ZnS, ZnSe, CdS, CdSe) and oxide 
semiconductors (ZnO, IniOg, SnO). Some semiconductors like ZnO spontaneously form 
NWs under various controlled crystallisation environments.[19, 20] It is suggested that the 
spontaneous crystallisation of ZnO can be attributed to the Wurtzite crystalline structure of 
ZnO which induces NW formation simply by thermal evaporation and condensation. 
Precipitations from aqueous salts have also been demonstrated. Oriented attachment of 
nanocrystals in solutions has also yielded spontaneous formation of some NWs with cubic 
crystal structures. These include CdTe and PbSe NWs.
Most synthetic routes that are used for growing NWs however require coaxing to aid NW 
formation. One of most successful and general methods for generating semiconducting NW 
materials is the vapour-liquid-solid (VLS), originally proposed by Wagner and Ellis in 
1964.[21] This method relies on the use of a metal that can form a eutectic with the 
semiconductor of interest to generate NW growth by super saturation ( Fig. 1.2).[21]
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Figure 1.2 Growth o f  single Si NWs via Vapour-Liquid-Solid mechanism. A metal seed (such as Pt, Pd, Au, 
Ni, Cu, Mg, and Os) is heated to form  a droplet on a Si [111] substrate (left). The droplet then serves as a 
sink fo r  Si atoms that have decomposed from  SiCl feedstock (right). Continuous supply o f  Si in the droplet 
causes supersaturation and the Si precipitates out, solidifying into single crystals with the metal seed riding
atop. [ 2 1 ]
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Figure 1.3 Transmission electron macrographs showing single crystalline Si [111] whisker with a diameter o f  
lOOnm ( Left) and a whisker with alternating [211] an d [110]facets (right). Both images clearly show the
metal seed at the top.[2 1 ]
The VLS is a general growth meehanism that can describe the progression of semiconducting 
atoms in vapour form, fed into a liquid metal droplet in a well controlled growth system.[22- 
24] The liquid metal droplet acts as a sink at/or above the metal-semieonductor euteetic 
temperature. NWs are produced when the semiconductor precursor is continuously fed into 
the system (or growth chamber). For example. Au and Si form a eutectic mixture at around 
360°C. This then sets the lowest limit of temperature needed for Si NW growth when using 
the VLS approach. The success of VLS in the production of NWs is the ability to control the 
NW diameter simply by controlling the size of the seed particle. The NW diameter can be 
tuned by first synthesizing a metal seed with the desired size.[25] NWs with tailored 
diameters are readily produced by VLS growth off a substrate coated with the metal seed 
particles. [26] During the growth, seeds de-wet and form nanosize metal droplets from which 
NWs can grow. There are several growth techniques that have adopted the VLS growth 
mechanism. Some of these include, laser ablation assisted chemical-vapour-deposition, which 
was developed by the Leiber’s group [27], chemical vapour deposition (CVD) [28], and 
chemical vapour epitaxy (CVE) [29] and all of them have the capability of producing high- 
quality single-crystalline semiconducting NWs, with exceptional control of the NW diameter. 
However, none of these techniques are capable of producing large quantities of NWs needed 
for large scale electronics on an industrial scale. This is because the amount of material that 
can be produced is always limited to the substrate size.
An alternative to the much preferred VLS approach for NW growth are solution-phase 
synthetic techniques. Wang et al [30] first demonstrated the synthesis of InP, InAs and GaAs 
NWs in solutions by a VLS-like growth method. This was achieved by melting a seed 
particles of In and Ga at approximately 200°C.[30] This solution-liquid-solid (SLS) process
was recently adopted to grow various semiconducting NWs with well controlled 
diameters.[25] One example of this is the so-called supercritical-fluid-solid (SFLS) 
developed by Korgel’s group, in which semiconductor-metal combinations like Au:Ge and 
Au:Si were employed to grow Ge and Si NWs in a pressurised heated chamber using 
solutions. Korgel’s group have shown that toluene can be heated to 450°C under pressure 
(typically 100-300bar) and then used as a solvent medium to carry out the growth of Si and 
Ge NWs separately. Fig. 1.4 shows some images of the Si and Ge NWs that were synthesized 
using the SFLS growth method.[25]
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Figure 1.4 Semiconductor nanowires synthesised by the SFLS method: a) SEM  image showing SFLS-grown 
Si N W  mat, b) SEM  image o f  wool-like Ge NWs; c) HRTEM  image o f  a Ge N W  clearly revealing its internal 
crystalline structure, d) optical photomicrograph showing gram scale quantities o f  Ge NWs in a beaker, e) 
SEM  image o f  a single Ge N W  FET structure. A ll images were acquired from  Ref:[25].
The SFLS approach has also been adopted for growing a variety of semiconducting NWs, 
including GaAs and GaP in gram scale quantities (Fig. 1.4).[25] This synthesis approach 
represents a powerful way of producing large quantities of NWs with the potential for 
industrial scale applications.
1.3.2 Single nanowire assembly and device systems
Perhaps the most critical issue facings NW electronic research today is the effective 
integration of a large number of NW devices into practical, functional circuits. In most single
NW device studies, regardless of the NW synthesis, growth mechanism or the growth 
process, device assembly is achieved by transferring NWs from the growth substrate/chamber 
and onto a second substrate (typically Si/SiOi, SiN;^ , and sometime ZrOi substrates) necessary 
for device processing. NW transfer is typically carried out in two ways: (1) solution cast 
methods in which NWs are dispersed in a solvent after synthesis, (2) dry transfer, achieved 
by sliding the NW growth substrate over a receiver substrate. The latter eliminates the need 
for solvent suspension and thus reduces the number of process steps required. With regards to 
defining electrical contacts to individual NWs, one has little choice in the matter but to use 
three general techniques: (1) focussed ion beam (FIB) lithography, (2) photolithography or 
(3) electron beam lithography (EEL). FIB is usually avoided because of: (i) it is destructive, 
(ii) NW specimen contamination by gallium ions. Photolithography is probably the quickest 
way of defining electrical contacts to individual NWs but this process is random and relies on 
trial and error. The last option is e-beam lithography. With this technique, inspection of the 
transferred NWs under an electron microscope reveals a promising NW candidate and 
appropriate electrode patterns are then defined in CAD and e-beam lithographic steps are 
then performed on a NW whose location on the substrate is known.
1.3.3 High performance nanowire electronics
Due to the significant importance in the down scaling of the field-effect transistor (FET), it is 
no surprise that most single NW based electrical devices are fabricated as FET structures. In 
this respect, this section is largely concerned with presenting some of the milestones achieved 
in single NW based FETs.
The controlled p- and «-type doping in NWs will be critical in almost all device applications. 
In some of the earliest work on NW doping, Cui et al [IS] have shown that the incorporation 
of phosphor and boron in Si NWs during the synthesis can be achieved in-situ. In this work, 
p- and «-type Si NWs were synthesized via a laser-assisted catalytic growth method inside a 
horizontal quartz tube at ~1200°C in Ar atmosphere. SiH4 was used as a feedstock for the Si 
NW groAvth. Au seed particles were first produced by laser ablation (Nd:YAG with, 532nm 
wavelength, 8ns pulse width delivering energy ~300mJ/pulse at lOHz). Si NW growth was 
initiated using a mixture of SiH4 : B (for /?-type) or SiH4: P (for «-(ype) at concentrations of 
1000:1 (for heavy doping) or 2:1 (lightly doping). Typical diameter of the NWs produced 
was reported to be ~I50nm (NW length was not disclosed). The p- and «-type NWs were 
assembled as single NW FETs (e-beam lithography) on SiOi/Si substrates (~600nm oxide 
thickness). A Ti/Au (50nm/I50nm) defined on the ends of the Si NWs served as source and
drain contacts. The SiOi/Si served as the gate insulator and bottom gate for the devices 
respectively. The experimental observations made by the authors are shown in Fig. 1.5. 
Analysis of the electrical characteristics of the different NWs revealed the following: (1) 
gate-channel modulation could be achieved in p- and M-type NWs with 1000:1 doping ratios 
at gate voltages between ±20 and ± 30V (see Fig. 1.5a-b). (2) gate-channel modulation could 
not be achieved inp- and M-type NWs with 2:1 doping ratios (Fig. 1.5c).
According to the authors, NWs that were doped using a mixture of SiH4 :B2H6 or P at 1000:1
(Fig. 1.5a-b) exhibited gate modulation because of the relatively low impurity species, 
whereas at 2:1 mixtures (Fig. 1.5c), gate modulation was not observed because of heavy 
doping. Temperature-dependent current-voltage measurements at zero gate voltage (Vg = 
OV) on a heavily doped /?-type Si NW revealed decreasing NW conductance with increasing
temperature in accordance with bulk Si with -10^^/cm^ of boron.
1.0
-  P -typ e scan0.5
n -ty p e sc a n
0.0 S '0.0c.
■0.5
. 5.01000:1
V( volts)
V(volts)
4.0
1.0
C
2.0r  0.5
y 0.0r .  0 .0
Temperature
dependent
measurement
A -2.0- 0.5
■4 .0
- 0 .01 - 0.005 0.0  0.005 0.011.0 - 0.5 0.0 0.5 1.0
V( volts) V (volts)
Figure 1.5 Current-voltage characteristics, a) Transistor output characteristics fo r  a p-type Si NWs (with 
SiH^.-B = 1000:1) 1-7 in the figure corresponds to Vq = -30V  to +20V in +10V steps, b) Output characteristics 
fo r  n-type N W  FET (with SiH 4 :B = 1000:1) 1-6 corresponds to Vq = -20V to  +20V. c) Output characteristics 
recorded fo r  a p-type Si N W  with SiH 4 .’B = 2:1. Vq = OV and +20V. d) Temperature dependent current- 
voltage characteristics fo r  a heavily doped Si N W  (  SiH 4 .B = 1000:1) recorded from  BOOK to 50K in steps o f -
50K.[18]
Another critical breakthrough in NW doping is the ability to axially dope a variety of NWs 
within the VLS synthesis chamber in-situ. Greytek et <7/ [31] demonstrated an alternative to 
homogeneous doping using a multiple-step Ge NW synthesis process. In this work, the 
authors synthesized p- and M-type Ge NWs using axial elongation via the VLS process and
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the doping step was achieved in a separate chemical vapour deposition step (Fig. 1.6a). First, 
intrinsic single crystalline Ge NWs were prepared (using a similar technique to Ref:[18]) and 
surface doping was achieved in-situ using either diborane (for ^-type) or phosphine. The 
surface doped Ge NWs were then capped by growing epitaxial Ge shell around the NWs.
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Figure 1.6 a) Schematic o f  the N W  growth, (i)- (ii) N W  growth using 1.5% GeH 4  in H zgas mixture at 500 
torr chamber pressure. (Hi) N W  surface doping, achieved using either phosphine (PH 3)  or diborane. (iv) 
epitaxially grown Ge capping shell, b) Scanning electron microscope image o f  a typical N W  FET structure. 
The scale bar is 1pm. c) Output characteristics (Is-Vq) fo r  a radially doped p-type device. Vg was stepped  
from  -5V  to -2.5 V in -0.5V. d) Output characteristics fo r  a radially doped n-type single Ge N W  device. Vq was
stepped from  -1-5, +2.5V, OV, 0.5V, 1.5V, -5V.[31]
The radially doped Ge NWs were confirmed by constructing the Ge NWs as FET structures. 
FETs were configured as bottom-gate devices using e-beam lithography. The source and 
drain contacts were defined using Ti on a degenerately doped Si substrates with 60nm 
zirconium oxide (ZrOi) on top. The ZrOi/Si substrates were used as the gate electrode and 
gate insulator respectively. For clarity, a scanning electron microscope image of a typical 
FET structure fabricated by the authors is shown in Fig. 1.6b. The channel length of the 
fabricated devices was -Ipm . Current-voltage measurements of the devices were used to 
ascertain the success of the doping (Fig. 1.6c-d). The output scans in Fig. 1.6c shows 
increasing drain current with increasing (negative) gate voltages, a characteristic of p-type 
accumulation FET. Conversely, in Fig. 1.6d, the drain current can be seen to increase with 
increasing (positive) gate voltages. The efficiency of this demonstration offers two clear 
advantages: (1) the possibility of realising complementary circuits using individual NW 
based FETs and (2) a simple route to overcome doping fluctuations in NW systems, which 
will be critical on the nanoscale.[31] As an alternative to surface doping. Colli et al [32] have
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shown that surface doping via ion implantation at fluences as high as 10^ /^cm  ^ can also be 
used as an effective doping strategy in Si NWs (synthesised by Au-catalysed vapour transport 
VLS with typical diameters in the range of 10-20nm), Even though complementary p- and n- 
type NW FETs (with Ni source and drain and SiOi/Si 200nm gate insulator and electrode 
respectively) were realised in this particular study, ion implantation resulted in severe 
amorphisation of their Si NWs, leading to increased charge scattering which could only be 
eliminated by annealing their devices at 800°C for 30min in forming gas (5% Hi in Ni) 
atmosphere.[32] This high temperature annealing step needed to recrystallise their Si NWs 
also resulted in a decrease in device on-current by as much as 10 ,^ probably due to the source 
and drain metal atom diffusing into the Si NWs.
1.3.4 High performance field-effect transistors incorporating nanowire 
radial heterostructures
Eeiber’s group at Harvard [33] demonstrated high mobility Ge/Si core/shell heterostructure 
FETs. The NWs were obtained through conformai growth of a Si shell over suspended VLS 
grown Ge NWs (with growth direction along <110>) without breaking vacuum during the 
NW synthesis (Fig. 1.7).
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Figure 1.7 a) Scanning electron micrograph o f  a typical device structure viewed from  the top. b) Cross- 
sectional transmission electron micrograph o f  the device, dotted lines shows the boundaries between the 
different layers, c) Io-Vq characteristics fo r  a core-shell Ge/Si N W  transistor with a channel length o f  I90nm
and a 4nm Zr 0 2  gate dielectric. [33]
In the Ge/Si NW structure, due to valence band off-set (-4.05 and 4eV respectively) and 
Fermi level pinning between Si and Ge, a one dimensional hole gas can be formed and 
confined in the intrinsic Ge and the surrounding Si shell. This has been shown to produce 
negative Schottky contacts in p-type Ge/Si NW FETs with Ni-s/d contacts. Using the intrinsic
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gate delay (CV/I) as a comparative benchmark, operating speeds of up to 2THz were 
suggested in the Ge/Si NW FETs having 40nm channel length and HfOi gate dielectric. A 
field-effect mobility (p) of 730cm^/V-s for a 1pm channel length device was also 
demonstrated in Ge/Si core shell structures by the authors.[33] The scaling potential of the 
transistors were also demonstrated to surpass their planar Ge-Si counterparts. Moreover, the 
reduced size and the volumetric similarities between the Ge core and the Si shell were 
suggested to result in coherently strained heterostructures that were free from interfacial 
dislocations. A feat that is fundamentally unobtainable in planar structures.[33] Using a 
similar synthesis and fabrication approach as Ref:[33], Li et al [34] have also demonstrated 
one dimensional electron gas (conduction band offset of GaN and AlGaN, respectively) in 
GaN/AlN/AlGaN NW-heterostructured FETs. The GaN/AlN/AlGaN NWs were constructed 
as single top-gated NW FETs with Ti/Al/Ti/Au (with thicknesses of 20/80/20/3Onm) s/d 
contacts defined by e-beam lithography. A 6 nm thick atomic layer deposited ZrOi high 
dielectric constant (high-A:) film served as the gate insulator. A metal gate was subsequently 
patterned (e-beam) to complete FET structures. Finally, devices were annealed at 800°C for 
30 seconds to form ohmic contacts at the s/d contacts regions. Extraction of the transistor 
parameters for a representative device revealed an electron mobility of 31 OOcm /^V-s and the 
device exhibited an extremely steep subthreshold swing (s-s) of 6 8 mV/dec.
High electron mobility in a quantum confined 20nm diameter InAs/InP core/shell NW- 
heterostructure FET was also demonstrated by Jiang et al [15]. Transmission electron 
microscope (TEM) images confirmed that their NWs were single crystalline Wurtzite 
structures. The growth direction was found to be along the [001] direction and composed of 
InAs cores (~20nm in diameter) with ~2-3nm InP shell thickness (Fig. 1.8a-b). The authors 
used energy dispersive X-ray spectroscopy to analyse the synthesized NWs (Fig. 1.7c) and 
confirmed the elemental composition of their NW-heterostructures to be In, As, and P (Fig. 
1.8c). E-beam lithographically defined s/d contact top-gated single NW FET structures that 
utilised the InAs/InP NWs as the as the active channel with an ALD deposited high-it 
dielectric (thickness not disclosed) revealed that at room temperature, a field-effect mobility 
of 11500cm^/V-s can be achieved (Fig. 1.8d).
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Figure 1. 8  HRTEM  image o f  the InAs/InP NW, the scale bar is 10 nm. The inset shows a schematic view o f  
InAs/InP N W  (red-InAs; blue- InP) energy band diagram, (b) Bright-field TEM image showing the cross 
sectional view o f  the InAs/InP NW. The dotted lines highlight the InP shell. The scale bar is 5nm. (c) Bright- 
fie ld  STEM  image with cross-sectional ED X elemental line-scanning data (left) and the corresponding ED X  
elemental map o f  an InAs/InP NW. The scale bar is 10 nm. d) Progression o f  the transfer curves fo r  an n- 
type In A s/N W  fie ld  effect transistor Vo = lOmV, O.IV, 0.3V and 0.1 V.[15J
1.3.5 Nanowire based emissive elements for optoelectronics
In a demonstration of the flexibility and controllability of the self assembly of NW systems 
from the bottom-up, efficient light emitting diodes (LEDs) were demonstrated by Quang et al 
[35] in an n-AlGaN/InxGai.xN core-shell NWs (Fig. 1.9a). To fabricate the NW-based LEDs, 
the authors first transferred NWs onto a SiO] substrate and metal electrodes were patterned 
(via e-beam lithography) in two steps. The first electrode pattern was addressed to the outer 
/5-doped InGaN shell. A second electrode was patterned on the M-type AlGaN cores (Fig. 
1.9c). Current-voltage measurements of several nano devices showed that the M-AlGaN^- 
InGaN shell structures exhibited reproducible hole conduction. Electroluminescence 
measurements also revealed that in forward bias, individual NW devices effectively function 
as LEDs and the emitted light could be systematically adjusted from 365 to 600nm by tuning 
the concentration of In in the cores during NW growth (Fig. 1.9e).
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Figure 1.9 a) Schematic showing the cross-sectional view o f  the multiple core-shell N W  heterostructure, b) 
Energy band diagram o f  the structure. The dash line in the diagram indicates the position o f  the Fermi level,
c) Scanning electron microscope image o f  a typical device, d) Optical photomicrograph showing three 
separate N W  multiple core-shell LED devices in forward-bias. From left to right, -15% , 30%, 35% In 
concentration in the core .e) electroluminescence spectra obtained from  five  separate devices with different
In concentrations in the N W  cores.[35]
This ability to rationally synthesize multiple core-shell NW heterostructures clearly opens up 
the possibility for integrated nanoscale device structures for nano-photonic devices, including 
multicolour nano-lasers.
1.4 Vertical nanowire device structures
The evidence presented so far in this review suggests that single NW can be exploited for 
their unique and sometimes unconventional electronic and optoelectronic properties. 
However, the fabrication techniques that were used to demonstrate these outstanding 
capabilities were very slow, labour-intensive, expensive and they did not offer scalability 
when compared to the well established CMOS approach of device assembly. It is clear that to 
realise higher level device complexities in applications targeting logic gates, ring oscillators 
etc., the extremely slow throughput of e-beam will be impractical and without addressing the 
issues associated with: (1) Single NW assembly strategies and (2) the slow fabrication 
processes currently employed for defining electrical contacts to individual NWs. The 
tremendous progress that has been made may just be a spectacular display of novel physical, 
electrical phenomena which simply cannot be scaled-up. On the other hand, the aggressive 
down scaling in CMOS will come to an end soon and researchers/engineers are looking for 
new methods and techniques beyond CMOS.
Recently, a few groups have shown that NWs can be rationally positioned in predefined 
locations during synthesis (Fig. 1.10a), from which, vertically orientated individual NW FET 
structures can be fabricated, with a wrap-gated geometry. [36, 3 7 ]
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Figure 1.10a) Schematic o f  the vertical Si N W  FET structure, b) The Cross-sectional SEM  image o f  the 
device. False colour has been added to the image fo r  clarity. The blue corresponds to the Si source and NW, 
grey corresponds to SiÛ 2  dielectric, red corresponds to the gate material, and yellow corresponds to the drain 
contact. Scale bar is 500 nm. c) Transfer characteristics fo r  the device. F/> = -0.25V (blue) and -1.25V (red),
d) Output characteristics fo r  an inverter circuit (inset right) containing 20 vertical NWs in parallel and an 
external 200 M Q resistor. For the inverter, a gain o f -2 8  was determined from  the firs t derivative o f  this p lo t
with respect to Vi„ (left).[36]
Goldberger et al [36] demonstrated an example of such a device using VLS synthesized Si 
NW-arrays functioning as vertical channels. In this example, as-synthesized Si NWs with 
their diameters ranging from 60nm to 80nm underwent thermal oxidation (post synthesis) to 
form crystalline Si cores (~4.5nm across). The Si core and the SiOi shell then served as the 
FET channel and the gate insulator respectively. A 500-600nm Cr was deposited over the 
whole substrate and subsequently capped with a thick SiOi film. The SiOi capping layer and 
the Cr were etched-back to expose the tips of the vertical Si NWs necessary for defining drain 
contacts (Fig. l.lOa-b). Electrical measurements revealed that a hole mobility ~52cm^/V-s, 
on/off ratios between lO' -^lO  ^ and s-s of 120mV/dec (Fig. 1.10c) could be achieved in such 
devices. The team were also able to fabricate inverters with voltage gains of up to 28.
In an earlier demonstration of the vertical NW FET, Baryllert et al [37] showed that high hole 
carrier mobility of 3000cm^/V-s and s-s of lOOmV/dec can be expected in a 10x10 individual 
VLS grown InAs NWs. The diameter of the NWs which the authors used was ~80nm. This 
spectacular display of transistor performance in such devices can potentially eliminate the 
need for post growth NW device assembly using e-beam lithography. It may also offer 
efficient fabrication strategies for ultrahigh density hierarchical nanoelectronic systems that 
can use individual NWs. However, the vertical NW FETs also come at a price, the third 
dimension leads to problems such as contact resistance, parasitic capacitance between
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neighbouring devices, as well as difficulties in the gating of individual NW FETs. The 
fabrication process is also labour-intensive and cannot be incorporated on plastics substrates.
1.5 Broadening the technological scope for semiconductor nanowires
With regards to individual NW functioning as field-effect transistor channels, mobility values 
ranging between 52 and 3000cmW-s can be expected. However, the problem regarding 
single NW based FETs is the question of how individual NWs may be assembled/addressed 
to realise high level device complexities like those achieved in the CMOS industry. 
Currently, there are no clear solutions on how best this problem may be solved. Such a hurdle 
need not impede the progress that is being made on the opposite end of the spectrum in 
transistor applications. That is, incorporating large array of NWs as the active channel in thin- 
film field-effect transistors for high performance large area electronics incorporating multiple 
NW-arrays as the active channel. [38-40]
In this approach, instead of using individual NWs to fabricate the next generation of 
nanoelectronic devices, high performance thin-film field-effect transistors can be achieved by 
assembling NWs into oriented NW thin-films to yield novel electronic substrates. Irrespective 
of the synthesis method (that can either be high or low temperature based), NWs can be 
transferred into solutions and processed as NW-enabled inks over various surfaces including 
plastics. Moreover, standard fabrication methods such as photolithography can be employed 
to yield NW-arrays as the conducting channel in a single device structure. In the following 
sections, we will focus on reviewing some relevant assembly techniques that were developed 
to achieve multiple NW-arrays over large areas. This will then be followed by a review of 
some recent highlights in the field of large area electronic applications, in which NW-arrays 
were directly assembled to function as the active semeconducting material.
1.5.1 Nanowire assembly strategies for large area electronics
This section has been divided into two parts; the first part reviews the assembly strategies 
developed for achieving highly dense NW-arrays by: (1) electrostatic interactions, (2) 
dielectrophoresis and (3) shear forces. The second section will present some example of 
fabricated field-effect transistors based on the assembly techniques highlighted above. 
Discussions will aim to address key advantages and disadvantages related to each assembly 
technique.
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Nanowire assembly by electrostatic interactions
The assembly of NWs by electrostatic interactions rely on either the inherent polarisability of 
NWs and/or surface modification of the NWs to be attracted to a specific charge.[41, 42] An 
example of this is the negatively charged silicon dioxide at ph7, able to attract NWs with 
positive charges. Heo et al [41] have reported a simple and effective method for assembling 
Si NWs from solutions on SiOi substrates. In this authors work, Si NWs were grown via a 
chemical vapour deposition (CVD) process and then dispersed in an alcohol based solvent. 
The Si NWs were functionalised with amine-terminated 3-aminopropyltrioxysilane (APTES) 
self-assemble monolayer (SAM).
Step 1 Step Step 3
/  i) coat PMDS with OTS 
I ii) invert PDMS and 
^ position onto substrate
su b stra te
peel
substra te substrate
Figure 1.11 A schematic illustration o f  the assembly o f  Si NWs by electrostatics interactions. S tep l) a PDM S  
stamp with alternating OTS functionalised strips is “stamped" onto a clean Si substrate step2) PDM S stamp 
is peeled away and the strips o f  OTS functionalised region are transferred onto the S i0 2  substrate. step3) 
APTES functionalised silicon nanowires are attracted to regions without OTS and this result in the transfer 
o f  ordered and highly dense N W  patterns on the receiver substrate.[41]
With this method, a SiOi substrate is selectively patterned with methyl-terminated 
octadecyltrichlorosilane (OTS) SAMs strips to make patterned regions neutrally charged and 
the regions not functionalised contained 0-H groups, naturally found on SiOz. When 
substrates were immersed in the APTES terminated solutions, they observed that the 
terminated Si NWs adhered to the unpatterned (0-H) regions on the substrates. For clarity, 
scanning electron microscope images (SEM) of some examples of Si NW that were 
assembled using this technique are shown in Fig. 1.12a-b. In the Fig. 1.12, the SiO? surface 
modification as described above was achieved by micro contact printing (p-CP).
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Figure 1.12 Scanning electron microscope (SEM) image o f  a) individually aligned Si NWs and b) bundles o f
NWs on exposed regions o f  the SiÛ 2  substrate.[41]
NWs like ZnO NWs and V2O5 NWs can also exhibit an inherent surface charge due to their 
isotropic crystalline structure of alternating oxygen and metal atoms that result in the 
formation of surface dipoles. In this case, NW assembly by electrostatic interactions can be 
achieved without NW surface modification. Kang et al [43] and Myung et al [42] have 
assembled aligned ZnO NWs and V2O5 by utilising these unique properties respectively. 
Myung et al [42] have shown that V2O5 can be attracted to the protonated surface of 
APTES.[42, 43] In the case of ZnO NWs, the authors observed the opposite effect to those 
made in the V2O5 NWs. ZnO NWs are attracted to surfaces terminated with carboxylic acid 
functional groups or hydroxyl-terminated surfaces at high pH. This simple assembly method 
of electrostatics is fully compatible with low temperature FET fabrication approaches. 
However, the drawback with this technique is that the orientation of NWs can be easily 
affected by the effects of solvent evaporation.
Nanowire assembly by dielectrophoresis
Dielectrophoresis (DEP) is another area that has previously been explored for the assembly of 
parallel array of semiconducting NWs. DEP utilises an electric field to polarise NWs along a 
certain direction.[8 , 44] Factors dictating the effectiveness of DEP are: (I) the shape of the 
alignment electrodes, (2) the type of NWs being aligned, (3) dielectric constant of the NWs 
and their suspension medium.[44] Using this approach, colloidal Si NWs [8 ], ZnO NWs [45], 
CdSe NWs [44] were aligned over large areas in high concentrations by various groups. 
Wang et al [46] demonstrated the assembly of flexible, high aspect ratio of ZnO NWs over 
large distances (Fig. 1.13) to demonstrate its potential in solution based deposition of highly 
aligned, highly dense NW-arrays on various substrates. The main hindrance with this 
technique is the necessity to incorporate electrodes that may not be the desired electrode 
configuration for the intended device structure. Secondly, NWs tend to bundle-up during and 
after the DEP process.
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Figure 1.13 Directed assembly o f  NWs by dielectrophoresis, a) Before (stepl) and after (step2) electric field, 
a) Optical image showing a solution containing NWs drop casted between the two parallel electrodes under 
zero voltage and d) under an applied voltage. Note that the hair-line structures are aligned NWs across a 
length scale on the order o f  3cm. Also note that the electric f ie ld  can be generated using either D C  o f  A C
voltage source. [ 8 , 44]
Recently, Freer et al [8] have demonstrated an exceptional control of assembling colloidal 
vapour-liquid-solid (VLS) synthesized,/>-doped Si NWs. From the work in Ref:[8], the NW 
colloids were composed of Si core-insulator-conductor-insulator. The author claimed that 
precise control of NW-NW interaction, DEP force, hydrodynamic drag of the NW suspension 
medium, and surface forces can be finely tuned to control the density of NWs bridging their 
alignment electrodes. Fig. 1.14 shows optical images of NW densities that can be achieved. 
This is highly promising for the assembly of NW materials over large areas but there are still 
several limiting factors that must be addressed with this approach. (1) This technique is yet to 
be repeated by others on non-colloidal NWs. (2) The NW structures they have used is a 
colloid where one of the layers was highly conductive and conductors are highly polarised by 
electric fields. (3) The assembly approach is complex and requires mono-dispersed colloidal 
NWs (all NWs need to have similar diameters and lengths), making this technique highly 
impractical when applied to other NW systems that are not colloids. (4) Extra fabrication 
steps will be needed to assemble alignment electrodes as well as FET s/d contacts on top of 
the NWs to minimise contact resistance.
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Figure 1.14 DEP process under the influence o f  solution N W  suspended flow. The arrows are indicating the 
direction o f  solution flow, a) Low flow  assembly with the frequency and voltage set to 500 Hz and the 350 
mVrespectively. The NWs were assembled across a gap o f  30pm. b)-d) illustrates the delicate balance 
between the alignment voltage and the flow  rate. The is 10pm.[8]
Nanowire assembly by flow directed assembly
Shear force alignment of NWs is typically achieved by the motion of a fluid, gas or a solid 
against another medium. In either case, a force parallel to the direction of movement is 
generated and this force results in the redirection alignment and the reorientation of solvent 
suspended NWs to assume an orientation of minimum resistance to the shear force.
Figure 1.15 a) Schematics o f  the micro-fluidic flow  alignment technique. The substrate can be ridged or 
flexible. A PDMS stamp containing grooves is placed in contact with the substrate to form  the micro-fluidic 
channel. Openings are made in the PDMS stamp to allow flu id  access from  one location to the next, b) SEM  
image showing well aligned NWs along the flu id  flow  direction. The scale bar in the figure corresponds to
2pm. [38]
The simplest demonstration of NW assembly using shear force is the fluid flow assembly. In 
this case, a solution containing NW is allowed to flow over a receiver substrate where they 
assume a particular orientation. Forcing solvent-suspended NWs through a microfluidic (p- 
fluidic) channel has been used to confine NW assembly to a particular location on the 
receiver substrate. [3 8] This fluid flow confinement approach has been adopted by McAlpine 
et al [47] and Duan et al [5] for the assembly of highly dense parallel array of Si NWs that 
later functioned as the FET channel on ridged and flexible substrates respectively. Fig. 1.15a 
schematically shows the p-fluidic alignment setup procedure. A PDMS stamp containing
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grooves (micro channels) was placed in contact with the receiver substrate. A solution 
containing NWs was forced through the channels. NWs become aligned along the fluid flow 
direction. Fig. 1.15b shows an image of the NW orientation along the flow direction. Using 
the fluid flow technique, NW density can be controlled by changing the density of NWs in 
the suspended liquid and adjusting the solution flow rate.
Nanowire assembly by Langmuir Blodgett assembly
Another promising technique for assembling highly dense array of NWs on various substrates 
is the adaptation of the Langmuir-Blodgett (LB) technique.[48-50] In the LB technique (Fig. 
1.16), solution suspended NWs at an air-liquid interface are densely packed using a 
compression trough (step 2).
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Figure 1.16 Assembly o f  NWs within a LB trough and transferred by dip-coating. [48]
Dip-coating can then used to transfer the NWs from the air-liquid interface onto receiver 
substrates by Van-der Waals, hydrophobic-hydrophilic, or electrostatic interactions when the 
substrate is lowered and withdrawn form the system, in the vertical direction as shown in Fig. 
1.16 (step 3). This approach is not NW specific as in the case of the DEP process 
demonstrated by Freer et al [8] on colloidal Si NWs. The LB technique was used to align 
various ID nanomaterials, including semiconducting and metallic NWs (Fig. 1.17a-c).
Figure 1.17 Some examples o f  highly aligned NWs by three different authors, a) LB driven assembly o f  Ag  
NWs.[48] b) Assembly and patterning o f  NWs over an area >50pm^.l50j c) Assembly o f  Si NW s on a
lOOpm^ area.[491
The density of deposited NWs can be controlled by the speed of substrate withdrawal from 
the LB trough and the pressure applied with the LB trough during assembly. The limitations
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with this technique are: (1) scalability over large area substrates. (2) Reorganisation of NWs 
during the dip-coating, which leads to overlapping features and gaps within of NWs-arrays. 
Moreover, the limitations of the overlapping NWs may be solved by using SAM 
functionalised NWs with specific functional groups (such amine-termination), which can 
prevent the NWs sticking together. One such example was the fictionalisation of V2O5 NWs 
by Park et <3/ [51] who used dioctadecyldimethylammonium bromide (DODAB) SAM layers 
to render the NW surfaces hydrophobic.
Nanowire assembly by BIown-Bubble films
An alternative assembly approach with the potential for large scale transfer of well aligned 
NWs is the so-called “Blown-Bubble film assembly” (BBF).[39] This approach involves 
preparation of a homogeneous solution containing dispersed nanomaterials, analogous to the 
polymer melts used in industries. Expansion of a bubble from the nanomaterial solution at a 
controlled direction and speed, and the transfer of the bubble to a substrate surface yields 
well-defined nanomaterial-incorporated thin films (Fig. 1.18a-c).[39]
b) ; c)to motor
wafer
bubble
solution
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r.
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Figure 1.18 a) Illustration o f  the apparatus including a 50 mm circular die with epoxy solution deposited on 
the top surface and bubble expansion during gas flow. Wafers are fix ed  near the bubble fo r  BBF transfer, b) 
and c) Snapshots o f  the initial and fin a l stages o f  bubble expansion and coating o f  B B F  on two wafers.[39]
This approach is highly attractive in a technology where device fabrication costs must be kept 
to a minimum. The author have shown that a variety of high aspect ratio nanomaterials, 
including Si NWs, CdS NWs, single and double-walled carbon nanotube (SWNTs and 
MWNTs) can be transferred and aligned. High degree of control of material spacing can also 
be achieved by controlling the amount of nanomaterials within the loaded epoxy solution.
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Figure 1.19 a) Optical micrograph o f  BBF transferred Si NWs on a 15cm wafer, the insets shows the dark 
fie ld  images o f  well aligned Si NWs at different locations on the wafer surface. The scale bar is 10pm. b) 
Optical micrograph o f  BBF transferred Si NWs on a 9 x  12 inch flexible plastic sheet. Inset is showing a 
histogram o f  the angular distribution o f  NWs at different locations o f  the film , c) A graph showing the 
spacing and density vs. N W  concentration in the epoxy solution, d) Authors demonstration o f  a top-gated Si 
NW-array FET structure on a fu lly  flexible plastic substrate. The scale bar corresponds to 50pm. [39]
Whilst this approach of NW transfer and assembly is highly promising in solution based 
assembly approaches, there are some fundamental limitations with the BBF technique. These 
includes: (1) complex control of the viscosity of the bubble films, (2) transferred NWs are 
always encapsulated in the epoxy material and thus in order to define electrical contacts to 
NWs, the epoxy has to be removed from the NW surface.
Nanowire assembly by mechanical shear force
Another assembly approach that was used to assemble highly ordered NWs is the 
“mechanical shear force” method.[40, 52] This method is based on the mechanical movement 
of two solid surfaces, in which one solid surface is made to slide over another to generate the 
shear forces. With this method, vertically grown NWs can be assembled into highly dense 
parallel arrays with their orientations being parallel to the direction of the applied force (Fig. 
1.20). [40] This approach is probably not of practical relevance to the work undertaken in this 
thesis, since mechanical shear force assembly is based on dry transfer from the NW growth 
substrate onto receiver substrates.
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Figure 1.20 Mechanically applied shear force will orientate NWs parallel to the appliedforce. NWs can be 
patterned by masking receiver substrate with photoresist.[40, 52]
NW-arrays assembly in strips and crossed orientations were demonstrated by the authors 
(Fig. 1.21). Crossed arrays of NWs were achieved by assembling the NWs in two orthogonal 
directions (Fig. 1.21a and c). The strips were achieved by patterning the receiver substrate 
using photolithography, prior to the application of mechanical shear force. [40]
250 gm
Figure 1.21 Examples o f  highly dense arrays o f  Ge NWs transferred by mechanical shear force  directed 
assembly, a) Repeated transfer process in a direction perpendicular to the f ir s t transfer produces crossed N W  
arrays, b) and d) optical images o f  Ge NW-arrays in strips.[40]
The authors claim that the process can be scaled-up for high throughput by adopting a 
cylindrical growth substrate, in which NW transfer can be achieved by role transfer. In fact, 
initial studies in Ref: [52] have shown that role transfer forms continuous assembly of NWs. 
The limitation with this technique is the correct balance between the interacting forces. The 
NWs must also adhere to the receiver substrate and maintain their integrity with subsequent 
assembly processes.
1.5.2 Summary 1
This section of the chapter and thesis presented some important assembly techniques that 
have been developed to directly assemble NWs through the use of: (1) inherent electrostatic
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interaction between NWs and device substrates. In this approach, it was discussed that the 
orientation of the NWs will be very sensitive to the shear forces that are generated during 
solvent evaporation. (2) Dielectrophoresis alignment, where an electric field is applied across 
two parallel electrodes to polarise and align solution suspended NWs. The potential benefit 
with this approach is its ability to assemble large quantities of NW-arrays over patterned 
electrode structures. The limitations with DEP are: (1) sequential assembly of clusters of 
NW-arrays, one at a time and (2) extra process steps will be required to pattern alignment 
electrodes which may not necessarily be the desired device structures. It was discussed that 
shear force assembly was a general term given to the assembly and alignment of NWs using 
the motion a fluid, gas or a solid object against a second fluid, solid or gas. This motion can 
be achieved by a number of means, including the wetting/dewetting of a surface or the 
mechanical movement between two surfaces in opposing directions. Compared to 
electrostatic interaction and dielectrophoresis assembly, shear force assembly is by far the 
most versatile and probably the most relevant. Directed assembly techniques which rely on 
shear forces include, (I) fluid flow on surfaces and/or through micro-fluidic channels, (2) 
Langmuir Blodgett technique, Blown-Bubble-Film assembly, in which NWs are suspended in 
an epoxy bubble and then transferred onto surfaces, (3) Mechanical sliding of NW growth 
substrates against receiver substrates.
1.6 From nanoworld to macroworld: recent highlights in the field of 
high performance nanowire based transistors
As discussed in previous sections, a wide variety of NWs can be produced with precise 
control of their physical and electrical properties. The ability to separate the NW growth 
stage from device assembly stage has opened up many exciting opportunities in the field of 
large area electronics. For example, NWs can be harvested after synthesis and suspended in 
solvents that can then be treated as NW-embedded inks. These inks can be applied onto 
various substrates including SiOi, glass and plastics at low temperatures. Moreover, since 
addressing individual NWs is not a critical factor here, low resolution lithographic patterning 
techniques such as photolithography, ink-jet printing becomes accessible for the fabrication 
of high performance NW devices over large area substrates. [2]
The following section of this chapter will be dedicated to presenting some exciting new 
applications that have been reported in the field of large area thin-film transistors (TFTs)
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incorporating NWs as the active channel material. Perhaps the starting point in this section is 
to present one of the earliest demonstrations of Si NW-array TFTs on a plastic substrate, by 
Leiber’s group in 2003.[5] The Si NWs were ;?-doped and synthesis by the VLS mechanism 
using Au as the seed particle and SiH4 as the feed stock (10% He) at 440°C. Fig. 1.22 shows a 
schematic view, optical image and the transistor characteristics for a representative device.
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Figure 1.22 Si N W  FETs on PEEK plastic substrates, a) Schematic o f  the transistor structure, b) Optical 
image showing several Si N W  transistors (Top) and an optical photomicrograph o f  a representative device 
(close-up view), where highly dense array o f  NWs can be seen oriented perpendicular to the S-G-D metal 
lines. The scale bar corresponds to 5pm. c-d) IrrVo (linear scale) characteristics fo r  a device with 17 NWs in 
the channel, d) Id-Vg characteristics fo r  the same device. The inset shows the logioIn-Vc p lo t o f  the transfer
scans fo r  the sam e device. [5]
To fabricate the TFTs, Cr/Au (-10/30 nm) metal arrays were first patterned (via 
photolithography) on polyether ether ketone (PEEK) substrates. A 3Onm thick aluminium 
oxide (AlxOx) was then deposited over the metal arrays (via e-beam evaporation). The Cr/Au 
metal arrays and AfOx were used as the gate electrode and insulator respectively. The Si 
NWs were suspended in ethanol solvent and processed as inks using the fluid flow assembly 
technique (as described in Section 1.5) to achieve highly ordered, parallel Si NW arrays (Fig. 
1.22b). Ti/Au (60/80nm) metal layers were defined as the source and drain contacts. The 
completed NW-array TFT contained 17 NWs each with an average diameter around 40nm. 
The channel length and the gate width were measured to be 6pm and 3 pm respectively. The 
entire device assembly and characterisation was carried out in ambient air. The transfer and 
output characteristics for a representative device are shown in Fig. 1.22c-d. Considering the 
low temperature fabrication steps, the threshold voltage (Vy), on/off ratio, subthreshold swing
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(s-s) and transconductance (gm = dlu/dVc) values were extracted to be -3V, 10 ,^ 0.8V/dec and
0.45pS, respectively. The authors suggested that current modulation was only limited by the 
poor quality of the e-beam evaporated AlxOx which served as the gate insulator, leading to 
high gate leakage currents during device operation. The reported hole mobility (ph) for the 
devices was around 123cm^W-s. The relatively steep s-s and the high ph exhibited by the 
device exceed those in current state of the art a-Si:H based TFTs (s-s -IV/dec, and 
s). This represents one of the earliest indications of the potential of using NW-arrays in high 
performance devices in large electronics.
In recent times, metal oxide semiconducting NWs such as ZnO, SnOi, IniOs have also 
attracted considerable attention as potential material candidates in the field of large area 
electronics. [53-55] The advantage gain with oxide semiconducting NWs when compared to 
other semiconductors like Si or Ge is their large band gaps, which offers optical transparency. 
In an impressive display of metal oxide NW devices, a fully transparent Ta-doped SnOz NW- 
array FET with electron mobility of 145cm^A/-s was demonstrated by Dattoli et al [56]. In 
this work, the SnOi NWs were synthesized at 900°C by a catalytic-mediated VLS process, 
using Ta and Sn as the source materials. As-synthesized wires were highly crystalline single 
crystals with little or no dislocations or amorphous surface layers. High resolution 
transmission electron microscope images were used to confirm NW growth direction to be 
along [100]. The FETs were constructed as follows; NWs were dry transferred from the 
growth substrate via mechanical shear force assembly (see Section 1.5) onto a Pyrex glass 
substrate. The dark field optical image of the transferred NWs is shown in Fig. 1.23a. 
Conventional sputtering and photolithography (lift-off) processes were used to pattern the 
entire device structure. As can be seen in Fig. 1.23b, the source, drain and gate contacts were 
defined using ITO (RF sputtered, from an InOiSnOi target). The highest process temperature 
during device assembly was reported to be ~250°C. This makes the approach highly 
compatible with most plastic substrates including PEEK and PET plastics, which deform at 
around 280°C. A schematic of the FET structure is shown in Fig. 1.23b. Fig. 1.23 c shows the 
dark field optical micrograph of a completed transparent FET. The dotted lines in the figure 
highlight the s/d contact regions. A large on-current (7 Ip A) and a moderate on/off ratio of 
-10^ were obtained at a drain voltage of 2.5V. From Fig. 1.23d, an optical transmittance of 
70% was obtained for the entire FET structure, including the glass substrate.
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Figure 1.23 parallel arrays o f  Sn 0 2  NWs achieved via mechanical shear force assembly technique on a Pyres 
glass substrate. Scale bar corresponds to 20pm. b) Schematic o f  the transistor structure, c) Polarised optical 
microscope image o f  a typical transparent SnO 2  N W  FET. Dash lines highlights ITO source and drain 
electrodes. Scale bar corresponds to 10pm. d) Optical transmittance spectra o f  a SnO 2  NW -F  E T device on the 
glass substrate (solid lines) and a plain glass substrate (solid line).[56]
A group at Purdue University, Northwestern University and University of Southern 
California also demonstrated transparent bottom-gate FETs based on IniOg NW on plastic 
substrates with 5Onm atomic layer deposited (ALD) aluminium oxide gate dielectric.[53] The 
IniOs NWs used in this work were synthesized by the laser-assisted catalytic VLS process 
from an InAs target, in the presence of O2 at 770°C. The NW length and diameter were >3 pm 
and 30-50nm, respectively. The NWs were highly crystalline, with three major diffraction 
peaks indexed to (222), (440) and (400) crystal planes in cubic IniOg crystal structure (after 
Ref:[57]). The IniOg NWs were then harvested and transferred into 2-proponal solvent for 
device processing. A schematic of the FET structure is shown in Fig. 1.24a and the optical 
micrograph of the substrate on which the devices were assembled is shown in Fig. 1.24b. The 
fabrication steps adopted by the authors was as follows: fully transparent/flexible 
polyethylene terephthalate (PET) plastic substrates were patterned with ITO (ion-assisted 
deposition) and AI2O3 (-5Onm using ALD technique at 200°C) via photolithography. 
Solution suspended NWs were then applied on the substrates (deposition technique not 
specified) and ITO source and drain contacts were patterned via photolithography to define a 
channel length of-1.7pm.
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a)
Figure 1.24 In 2 0 s N W  FETs. a) Schematic illustration o f  the device structure consisting o f  a plastic 
substrate, patterned ITO gate electrode, a 120nm ALD deposited 50nm A fO s gate dielectric, a single In2 Û3  
NW. b) Optical image o f  the device substrate, c) Optical transmission spectra o f  the substrate containing N W  
transistors, d) Id-Vg (left), d lo f  Vg (right) and mobility vs. Vg (far right) characteristics o f  a typical
device.[53]
From Fig. 1.24c the as-fabricated device exhibited an optical transparency of around -81%, 
and from the current-voltage characteristics (transfer scan (left), transconductance (right and 
labelled wrongly) and field-effect mobility (far right)) for a representative device revealed the 
on/off ratio to be -10^.
There are however, several limiting factors associated with the assembly and the extraction of 
key NW FET parameters adopted by some of these authors. The first limiting factor is the 
low quality gate dielectric that may results in excessive gate leakage currents. The second 
limiting factor concerns the use of ALD deposition of the gate dielectric, which is very slow, 
typically requiring several hours to achieve just a few nm thick films (<10nm). The third 
limiting factor and undoubtedly the most critical one relates to extraction of the carrier 
mobility values that these authors have reported. In the case of the latter, NW-arrays were 
assumed to be thin-films of semiconductor material in which the gate capacitance is modelled 
as a parallel plate capacitor using the expression [56, 58]:
d 1 . 1
where C, is the capacitance per unit area (F/cm^), So, Sr, d represent the permittivity of free 
space (8.85 x 10'^  ^ F/m), relative permittivity of the dielectric material and the thickness of 
the dielectric material, respectively. This model seriously underestimates the gate capacitance 
because it does not account for the electrostatic fringing of the gate field on individual NWs 
in the NW-array channel. This can lead to much larger gate capacitance values which Eq. 1.1
does not account for. For example, using the parallel plate capacitance model (Eq. 1.1), 
Leiber’s group have reported hole carrier mobility of 123cm^A^-s in a Si NW-array FET, in 
which the channel was composed of array of 17 individual Si NWs, each with an average 
diameter of 40nm bridging the source and drain electrodes on a PEEK substrate.[5] The gate 
insulator that the authors have used was a 3Onm A^Os.The high mobility value which the 
authors reported was due to the fact that the NW coverage was assumed to be a thin-film of 
semiconductor material. To account for the electrostatic fringing of the gate field on the NWs 
which yields much larger gate capacitance values for individual NWs in the NW-array 
channel, we have modelled the 17 NWs in Ref: [5] as isolated cylinders-on-plate capacitors 
connected in parallel to one another (Eq. 1.2). This model effectively accounts for the 
electrostatic fringing. This is discussed in Chapter 3 (Section 3.3).
=  1-2
From Eq. 1.2, Cnw, N, L, represents the total gate capacitance, the number of NWs in the 
channel and the channel length, r and d are NW radius and the gate dielectric thickness, 
respectively. The gate capacitance was then calculated to be ~34fF, which is around 94% 
larger than the 2fF reported by the authors for the same device. Using the corrected value of 
the gate capacitance and the square law model, we have estimated the field-effect mobility to 
be ~5cmW-s. This mobility value is nearly a factor of 25 lower than what the authors have 
stated. Table 1.1 also shows a list of reported NW-array FET parameters for various NW 
systems, which we believe the extracted carrier mobility values the authors have stated was 
seriously overestimated due to the fact that the NW-arrays were approximated as thin-films, 
in which electrostatic fringing can not be accounted for. Table 1.1 also contains recalculated 
carrier mobility values, had these authors used Eq. 1.2 to estimate the gate capacitance. For 
comparative purposes, we also show the room temperature hole and electron mobilities in 
bulk Si (after Ref:[60]) with impurity concentration of -lO^Vcm^ (lightly doped) and 
4xlO^^/cm^ (similar to the doping concentration in the Si NWs from Ref:[58]). It is clearly 
evident from Table 1.1 that the carrier mobility can be significantly smaller than what these 
authors are quoting when the NW coverage in the channel is approximated as individual 
cylinders-on-plate capacitors connected in parallel to one another. In particular, the hole 
mobility of ~123cm^A^-s which the authors in Ref:[58] are reporting in a/>-type (4xlO^Vcm^) 
Si NW-array FET can be -25 times smaller.
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Material system On/off
ratio
Subthreshold 
swing (V/dec)
Reported mobility 
(cm^V-s)
Recalculated mobility Reference 
(cm W -s)
p-type Si NW-array 
FET (boron doped 
~4xlO^’/cm^)
10" 0.8 123 5 [58]
Ge/Si core-shell 
NWs (p-type)
10" 1.2 100 4 [52]
ZnO NW (n-type) 10^ 24 30.1 15-34 [59]
SnÜ2 NW-array 
FET (n-type)
10" 0.3 145 38 [56]
Lightly doped bulk 
p-type (10‘Vcm^)
Si
490 (hall 
measurements)
[60]
Bulk Si, lightly 
doped bulk n-type 
(10'%m")
1150 (hall effect) [60]
Bulk Si moderately 
doped (10'%m^)
- - 200 (hall effect) - [60]
Bulk Si moderately 
doped (lO'Tcm^)
- - 450 (hall effect) - [60]
Table 1.1 Reported on/off ratios, s-s and carrier mobility values in FETs with multiple NW s as the active 
channel material. The reported carrier mobility vales were also recalculated (red) using the cylinder-on-plate 
model to account fo r  electrostatic fringing o f  the gate fie ld  (due to the gate voltage) on the cylindrical NWs. 
The lower part o f  the table shows the H all effect hole and electron mobilities in bulk crystalline Si a t various
doping concentrations.
On the other hand, Dattoli et al [56] have used electrostatic simulation models to show that if 
the NW-arrays are nearly closely packed, the gate capacitance can be approximated using Eq.
1.1. The authors in Ref: [56] have used computer simulations to show that the gate 
capacitance of a NW-array FET with NW coverage of -25% can be close to 90% of the 
parallel plate model capacitance, due to electrostatic screening of neighbouring NWs in the 
array. This is because the effective capacitance of an isolated NW is significantly reduced as 
a result of electrostatic screening by neighbouring NWs when assembled into closely packed 
arrays. Nonetheless, the authors have demonstrated a technology platform in which clear 
advantage may be gained in a number of emerging applications, some of which includes:
• Transparent pixel drivers for active matrix display applications
• Driving elements for active matrix organic light emitting diodes (AMOLED) displays
• High performance logic circuits
• Electronic paper.
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2.0 Nanowire material synthesis and characterisation
In this thesis, Si, Ge and ZnO NW-arrays have been used separately, as the channel material 
in field-effect transistors. The electrical characteristics for the NW transistors incorporating 
these nanowire materials are discussed in Chapters 5 to 8. The Si and the Ge NWs were 
supplied by industrial sponsor (Merck Chemicals LTD Southampton) and were synthesized 
by the supercritical-fluid-liquid-solid (SFLS) process according to Refs:[l, 2] The ZnO NWs 
were synthesised with the help of a post doctoral colleague using a vapour-transport 
technique called vapour-solid (VS). Information about the NW materials which have been 
used in this work was extremely useful to the task undertaken in this thesis. This chapter is 
therefore organised as follows: (1) the first part of the chapter gives a brief explanation of the 
SFLS and the VS growth techniques. (2) The second section will present the characterisation 
techniques used for assessing the nanowire materials. Discussion will be focussing on NW 
typical length, diameter, crystallinity, structural and morphological defects.
2.1 Introduction
Many synthetic methods now exist for growing semiconducting NWs and most of them are 
based on the vapour-liquid-sold (VLS) approach first reported by Wagner and Ellis in 
1964.[3] Today, VLS is being carried out in various configurations which includes; laser 
ablation [4], chemical vapour deposition (CVD-VLS) [5] and so on. However, the problem 
associated with these techniques is their inability to be scaled up on an industrial level. This 
is because the quantity of NW grown using VLS is limited by the size of the substrates on 
which they are grown. In this respect, alternative growth methods that can produce large 
quantities of NWs will be essential.
2.1.2 Supercritical fluid-liquid-solid synthesized Si and Ge nanowires
Currently, the “supercritical fluid-liquid-solid” (SFLS) process developed by Korgel’s group 
[1, 6] is the only growth technique capable of producing large quantities of NWs including, 
elemental semiconductor NWs (Si and Ge for example) [1], III-V NWs such as GaAs and 
GaP NWs.[6] SFLS is a VLS-like growth technique (Fig. 2.1) but unlike VLS, SFLS is based 
on solution-phase synthesis and the growth is only limited by the boiling point of the solution 
(under particular pressure) which must exceed the eutectic temperature of the metal seed and 
the semiconductor system.
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Figure 2.1 Schematic o f  SFLS N W  growth. A sterically stabilised (organic monolayer coated) Au seed is 
nucleated with a N W  growth precursor in a supercritical f lu id  at a particular temperature that depends on 
seed-semiconductor binary phase system. Single crystalline NWs grow with continuous supply o f  the
precursor.
For metal-semiconductor combinations of Au:Si and Au:Ge, the eutectic temperatures occur 
at around 360°C and solvents with high boiling point can be used. Higher reaction 
temperatures above 360°C (the eutectic temperature for both Au:Si and Au:Ge binary phase) 
can be reached under pressurised conditions, typically between lOObar and 300bar.[6] Clear 
advantages of the SFLS growth method for NW growth includes: (1) high precursor 
solubility. (2) High particle concentration in the supercritical fluid environment leading to 
high NW yield in gram-scale quantities (Fig. 2.2).[2]
ynthesis
Figure 2.2 Photograph showing approximately SOOmg o f  SFLS grown Ge NWs being scooped with a spoon
from  the growth reactor.[2]
A schematic outlining the SFLS apparatus is shown in Fig. 2.3. The system was composed of 
a titanium reactor with an inlet and an outlet. The inlet was connected to a stainless steel high
pressure tubing via titanium reducers. The outlet was connected to a micrometer valve which 
was held in a 30ml pressure liquid chromatography pump. The injection cylinder was filled 
with anhydrous toluene and a pressurised solution (water). The reactor pressure was 
monitored via a pressure gauge. During NW synthesis, the reactor temperature was 
maintained within ±1°C via resistive heating elements using a feedback temperature 
controller.
Insulating brass heating block
6-way valve
LQ
Precursor solution
Micro metering 
valve
HPLC pump
Figure 2.3 Schematic o f  the SFLS apparatus setup. The schematic was adopted from  Ref:[7].
During Si and Ge NW synthesis, a solution containing dodecanethoil-coated Au nanoseeds 
(~7-25nm, after Ref:[8]) and anhydrous toluene was injected into the injection cylinder and 
sealed under dry N% atmosphere. The size of the seed particles typically determined the NW 
diameter and so we expected some spread in the Si and Ge NW diameters. The precursors 
used for Si and Ge NW growth were diphenylsilane and diphenylgermane (or 
tetraethylgermane), respectively.[1] The injection cylinder was connected to the 6-way valve 
where the solutions were injected into a preheated pressurised supercritical toluene at 500°C 
or ~337°C (for Si and Ge, respectively). The synthesized NWs were extracted and dispersed 
in organic solvents including, chloroform, toluene, isopropanol and anisole.
As an added benefit, the SFLS process was demonstrated to offer NW surface passivation 
using organic ligands for improved nanowire-material characteristics including, good NW- 
solvents dispersion and oxidation resistance in oxidative environments.[8] For example, 
hydrocarbon monolayers can be tethered covalently to the Ge and Si NW surfaces by 
hydrogermylation or hydrosilylation reactions with alkenes.[6, 8] This was particularly 
relevant in this thesis, since Ge oxide is unstable and contains high densities of surface 
related traps which severely affects Ge NW F ET performance. [8, 9] This instability of Ge 
NW surface also causes transistor operations to be unpredictable in response to an applied
gate field. [9, 10] Detailed discussions relating to surface related issues in solution processed 
Ge NW FETs are covered extensively in Chapter 7. Surface layers on NWs can also lead to 
poor current in]ection/extraction at the contacts in NW transistors.
2.1.3 Vapour-solid synthesis
The ZnO NWs used in this work were synthesised by the VS method. The advantage of VS is 
the potential to grow seedless NWs and the possibility to grow large quantities of NW 
materials. The VS synthesis of NWs occurs in a vapour-phase precursor and in the absence of 
a metal seed.[ll-13] The exact mechanism responsible for generating NWs by the VS 
method are unclear, however, some authors including Law et al [14] have suggested the 
following to be possible growth mechanisms: (1) screw dislocation mechanism, first 
proposed by Frank.[15] (2) self-catalytic VLS, in which NW growth is accomplished via 
thermodynamic and kinetic parameters along a certain crystal face [14] and (3) an entirely 
different defect growth model. Although the precise mechanism responsible for NW growth 
in the VS process is unclear, there have been many reports of materials with interesting 
morphologies generated with this method. This includes nanoribbons and nanodiscs.[ 11-13] 
Other types of NWs like SnO?, IniOs and CdO have been grown via the VS technique.[l 1] A 
schematic of the apparatus setup which we have used in this thesis are shown in Fig. 2.4. The 
growth was carried out in a horizontal quartz tube furnace.
Zinc
powder
Furnace
To extraction 
vent
Quartz tube
Figure 2.4 Schematic o f  ZnO N W  synthesis setup.
The source material was 99.9999 % purity Zn powder which was placed in an aluminium 
oxide boat and positioned close to the centre of the furnace. An aluminium foil or SiO? 
substrate was positioned inside the growth chamber (quartz tube) in the down stream region, 
away from the hottest part of the furnace. Aluminium foil and SiO] substrates acted as NW 
growth platforms. The process was initiated in two stages and these will be discussed next. 
Stage 1: The quartz tube was sealed and purged with Ni gas (-lOOOsccm flow rate) for at 
least Ihr. The furnace was switched on and set to reach -700°C. Step 2: when the temperature 
of the furnace reached ~450°C, the Ni gas flowing rate was lowered from lOOOsccm to
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SOOsccm and O2 gas (O2 flow rate ~4-12sccm) was introduced into the growth chamber. At a 
furnace temperature of ~700°C, the process was left to run for -60 minutes after which, it is 
allowed to cool naturally. The O2 flow rate was typically adjusted during the growth until 
white vapour/deposits began to settle along the inner walls of the quartz tube. More 
experimental setup is shown in Fig. 2.5.
Figure 2.5 Photograph showing ZnO N W  growth setup.
It was challenging to achieve optimal growth conditions for ZnO NWs. It was especially 
difficult to control the amount of O2 flow. Sometimes, suboptimal O2 flow rate resulted in 
other forms of ZnO nanoparticles. After ZnO NW growth, the foil/substrate was removed 
from the chamber and sonicated in either water or methanol to release the ZnO NWs.
2.2 Nanowire material characterisation
In this section, the structural, morphological and chemical characteristics of the various NWs 
used in this work will be discussed. The various NW characterisation techniques used in this 
work are as follows: (I) the length of the NWs was determined using a FBI Quanta 200 
scanning electron microscope (SEM) imaging system. (2) The structural composition of the 
NWs was assessed using a Philips CM200ST transmission electron microscope system. (3) 
Raman spectroscopy was performed with a Renishaw 2000 Raman system operating at two 
wavelengths (514nm (green) or 782nm (red)). (4) Photoluminescence spectra of the home­
grown ZnO NWs were conducted on a Varian Cary Eclipse photoluminescence spectroscopy 
system.
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2.2.1 Characterisation of silicon nanowires
Information about the materials used in this work was essential for understanding the correct 
procedures/treatments to be carried out on the NWs during device fabrication. Typical length, 
diameter, surface morphology and NW crystallinity of the various NWs will now be 
discussed. Fig. 2.6 shows a typical SEM image showing a mesh of Si NWs. The image was 
obtained by drop casting Si NWs onto clean SiOi/Si substrates.
Figure 2.6 Scanning electron microscope image o f  a mesh o f  Si NWs on S iO /S i substrate
By inspecting several SEM images, the Si NW length was determined to be in the range of a 
few micrometers (pm) to several tens of pm. The range of 100 different Si NW diameters 
was determined by inspecting low resolution transmission electron microscope (LRTEM) 
images. Fig. 2.7 shows the diameter distribution of the Si NWs used in this work. From Fig. 
2, it can be seen that a large diameter distribution existed in the Si NW batch. The large 
diameter distribution can lead to considerable variations in Si NW FET performances, 
including variations in contact resistances in the transistors.
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Figure 2 .7  Variations in Si N W  diameter from  several TEM images.
The high resolution transmission electron micrograph (HTREM) of a representative Si NW in 
Fig. 2.8a shows regular diffraction patterns typical of a crystalline material. From the 
resolved lattice peak data provided in Fig. 2.8b, The Si NW growth was determined to be 
predominantly along the [1 0 0 ] crystal growth direction.
Figure 2.8 a) H RTEM  image showing typical Si N W  core, b) The reciprocal lattice peaks obtained from  the 
Fast Fourier Transform (FFT) o f  the TEM image in (a) corresponded to [100] crystal growth direction.
Raman spectra for the silicon nanowires
Fig. 2.9 shows Raman spectra for various Si NW densities on pieces of crystalline Ge wafers 
(Ge [111]). The samples were prepared by dispersing small quantities of Si NWs in anisole 
onto pieces of Ge wafers. The Ge substrates allowed direct identification of the Raman signal 
due to the Si NWs to be distinguished from the Ge background signal.
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Figure 2.9 Raman spectra fo r  isolated and bundles Si NWs on the Ge wafers.
In Fig. 2.9 a strong peak can be noted at 300cm'^ due to the germanium substrate. Two broad 
peaks centred at 966cm"' and 495cm"' in the figure corresponds to the second transverse 
optical phonon mode (2T0) and second acoustic phonon mode (2TA) of the Si NW 
specimen. The strong peak at 512cm"', with full width half maximum of 4.5cm"' is the signal 
for crystalline silicon (c-Si). According to Refs:[16-19], this is due to phonon confinement in 
nanoparticles and not in bulk silicon. At the nanoscale, disorder at the particle boundary in c- 
Si leads to a decrease in the relaxation time and phonon scattering is no longer confined to 
the centre of the Brillion zone. Scattering near the zone axis was therefore expected and this 
resulted in the asymmetry and a shift of the first order optical phonon scattering to higher 
energies. This feature of nanosize Si was shown by Lui et <ar/ [17] and Su et a/ [18] in array of 
CVD grown Si NWs and also by Torres et al [19] in VLS grown Si NWs with diameters 
ranging from 1 0  to 1 2 0 nm.
Structural defects and surface coating in the silicon nanowires
Fig. 2.10 shows several HRTEM mages of Si NWs. In Fig. 2.10a, taken at lower resolution, it 
can be seen that there is significant amount of non-nanowire particles and impurities which 
have very different dimensions to the surrounding Si NWs. To gain a better understanding of 
the impurities in the Si NWs, we examined the Si NW samples in more detail by taking 
higher resolution TEM images (Fig. 2.10b-d). In these figures, the features can be seen much
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more clearly. Firstly, the Au seed particle used for growing the Si NWs is present. It is 
expected that the regions near the seed end of NWs will contain some Au-Si alloys. 
Secondly, some NWs were severely deformed. This ‘buckling’ may be caused by some Si 
NWs acting as obstacles to other Si NWs during growth. Such deformed NWs will be 
unusable in the type of NW FETs which we are proposing. Fig. 2.10f-h showed that the NWs 
were mostly composed of crystalline silicon cores which were also surrounded by amorphous 
coatings. The surface coatings on the Si NWs varied between 4nm and 20nm from NW to 
NW, but remained fairly uniform along a given NW length. Using such NWs with thick 
shells as FET channels would make it difficult to form intimate contacts to the NW 
crystalline cores. Such an inferior contact can lead to poor NW FET performance due to: (1) 
poor charge inject/extract mechanisms, (2 ) significant contact barriers that may drop 
considerable amount of the applied drain voltage thus leading to low device output currents. 
In the experimental sections, the problem of making intimate contacts to the Si NWs was 
solved by adopting various surface treatment protocols prior to defining the source and drain 
contacts. The HRTEM image in Fig. 2.1 Of which shows elemental Si map of a representative 
Si NW revealed that the core was indeed pure Si and the surface coatings was made up of Si 
and carbon (C). Since NWs were synthesized using organosilanes, it is highly likely that the 
surface layers were by-products of the growth precursor.
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Figure 2.10 a) A TEM images o f  a m at o f  Si NWs. b-h) higher resolution TEM images o f  the samples 
showing: Au seed particles and structural defects including; deformed NW s and core-shell NWs. i) TEM  
image showing Si map in enhanced black and white contrast.
Shell composition in the silicon nanowires
NW shell composition was analysed with an energy filtered TEM (EFTEM, Philips 
CM200ST, fitted with a Gatan Imaging Filter). Different batches of SFLS grown Si NWs 
were studied. Example of the analysed shell for a 50nm diameter Si NW can be found in Fig. 
2.11. From Fig. 2.11b, it was observed that the actual crystalline Si core was approximately 
25nm thick. The C map in Fig. 2.11c revealed considerable amount of C in the surface 
coating for the same NW. In fact, further investigations revealed that the surface layers were 
amorphous (~13nm) and contained mostly Si and C. The C content can only come from the 
organosilane precursor which was used to grow the Si NW.
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Figure 2.11 a) A TEM images o f  a representative Si N W  with apparent N W  diameter o f  ~50nm. b) TEM  
image showing Si map revealing the Si core to be ~25nm. c) TEM showing C content in the Si N W  shell. 
Note that the C signal was masked by the carbon the TEM grid  which was used d) TEM image showing  
enhanced colour contrast o f  carbon and silicon map.
2.2.2 Characterisation of germanium nanowires
It was previously stated that the Ge NWs were synthesized by the SLFS process. Fig. 2.12 
shows SEM images of Ge NW mesh on Si0 2 /Si substrates. The lengths of the Ge NWs 
ranged from a few pm to several tens pm. From Fig. 2.12, the Ge NWs appear to be 
structurally straight, with no obvious defects.
¥
f
Figure 2.12 SEM  images showing Ge N W  mesh on S iO /S i substrates.
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However, a closer inspection of the SEM data in Fig. 2.12 also revealed evidence of 
impurities which can be identified as white clumps in the figure. Shown in Fig. 2.13 are the 
diameter variations in the Ge NW batch. From analysis of several TEM images, the diameter 
variations in the Ge NWs ranged from lOnm to 50nm.
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Figure 2.13 Variations in Ge N W  diameter from  several TEM images.
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HTREM image of a representative Ge NW in Fig. 2.14 shows regular diffraction pattern, 
typical of a crystalline material. Notably, the diffraction pattern in Fig. 2.14 appears much 
sharper than that of the Si NWs in Fig. 2.8. This strongly suggested that the Ge NWs were 
encapsulated in much thinner surface layers (~lnm in the present case). From Fig. 2.14b, Ge 
NW the growth direction was determined to be along the [110] crystal growth direction. A 
few Ge NWs (-10%) exhibited [111] and [211] growth directions.
Figure 2.14 a) HRTEM  image o f  a typical Ge NW. b) Reciprocal lattice peaks obtained from  the FFT o f  the 
TEM image viewed at [111 J confirming Ge N W  growth to be along [110].
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Raman spectra for the germanium nanowires
Fig. 2.15 shows the Raman spectra of the Ge NWs at two different sample locations. The 
samples were produced by dispensing Ge NWs in 2-propanol onto clean Si0 2 /Si substrates 
by syringe. From Fig. 2.15, the strong phonon vibration appearing at -296.1 cm'^ is a 
characteristic of crystallite Ge (~300cm'^). Unlike the SFLS grown Si NWs which appeared 
to exhibit a shift in the Si-Si phonon vibration mode, excessive shift was not observed in the 
Raman signal for the Ge NWs. This may be explained by the comparatively larger diameter 
of the Ge NWs compared to the Si NWs previously discussed (Fig. 2.7).
296.1 cm’'
(Ge-Ge Optical phonon mode on Ge NWs),0
520 cm’' (Si substrate)
8
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Figure 2.15 Raman spectra fo r  Ge NWs on a S iO /S i substrate. The strong peak appearing at 296.1cm'^ is 
characteristic o f  crystalline Ge-Ge rotational modes. The peak appearing at 520cm'^ is due to the SiOs/Si
substrate.
Nanoparticle defects in Ge nanowires
Fig. 2.16 shows the various structural defects observed in the Ge NW samples. Ge NWs were 
dispensed by syringe onto Cu TEM grids. In this figure, it can be noted that the Ge NW 
diameter did not vary considerably. There were no obvious amorphous surface layers on most 
of the NWs we investigated. However, the NWs did contain some particulates (highlighted in 
Fig. 2.16a). Some of the Ge NWs were also found to be attached to seed particles. An 
example of this is shown in Fig. 2.16b which reveals Au seed particles. The presence of 
impurities in Ge NWs can prevent effective alignment of the NWs on device substrates 
during NW FET assembly. From Fig. 2.16c-d, we observed that the particulates may also be 
chemically identical to the Ge NWs. This is because; the particulates also appeared as bright 
as the Ge NWs in the Ge map in Fig. 2.16d. This will suggest that the particulates cannot
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simply be etched away by chemical means since any attempts to etch the impurities away will 
also etch Ge NWs as well.
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Figure 2.16 a) TEM image (in fu ll exposure) showing Ge NWs and impurity particles, b) TEM image 
showing Au seed particle still attached to some o f  the Ge NWs. c) TEM image showing C content, d) TEM
image showing Ge map o f  the sample in (c).
2.2.3 Characterisation of zinc oxide nanowires
The structure and crystallinity of the home grown ZnO NWs used in this work were analysed 
using SEM, TEM and photoluminescence (PL) spectra. Fig. 2.17a shows some SEM images 
of a mesh of ZnO NWs dropcasted from methanol onto SiOi/Si substrates. Typical ZnO NW 
length ranged from a few micrometers to over 20pm. From SEM images, ZnO NW diameter 
was estimated to range from ~70nm to 150nm. During ZnO NW growth, a variety of 
nanostructures were also produced. This was mainly due lack of precision in the Zn vapour 
and O2 concentration during the NW growth. In Fig. 2.17a-b, ZnO particulates and 
amorphous materials were observed in addition to ZnO NWs.
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Figure 2.17 a) SEM  image showing random mesh o f  ZnO NWs. b) SEM  image showing various ZnO  
structures including, ZnO NWs, micron size ZnO platelets and large ZnO rods, c) HRTEM  image o f  a ZnO  
NW, d) FFT showing ZnO N W  growth direction along [0001] direction.
From the HRTEM image shown in Fig. 2.17c for a representative ZnO NW, the regular 
diffraction pattern which can be seen confirmed that the ZnO NW were highly crystalline. 
The selected area diffraction image (FFT) in Fig. 2.17d revealed ZnO NW growth to be along 
[0 0 0 1 ] direction.
Photoluminescence spectrum of the ZnO nanowires
PL spectra of the ZnO NWs were obtained using a photoluminescence spectrometer (Varian 
Cary Eclipse) with an excitation wavelength of 330nm. Typical PL spectra of ZnO NWs 
suspended in 2-propanol is shown in Fig. 2.18. 2-propanol has no PL in this region, so the 
observed PL emission was due to the ZnO NWs. In Fig. 2.18, the sharp peak appearing at 
~337nm corresponds to direct transition between the conduction and the valence band of ZnO 
and is in fact the band gap of ZnO (~3.4eV). According to the literature, the broad peak at 
544nm (with energy of 2.28) originate from singly ionised oxygen vacancies in ZnO.[20-22] 
The green emission is due to photogenerated holes which recombine with the ionised oxygen
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vacancies in ZnO.[21] The low intensity of this peak demonstrates low defect density in the 
ZnO NWs samples.
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Figure 2.18 Photoluminescence spectra fo r  the ZnO NWs.
2.2.4 Summary
This chapter presented the nanowire characterisation techniques used in this work. Various 
characterisation tools were employed to analyse the morphology and the structure of 
nanowire materials. The main observation was that Si and Ge nanowires were not straight nor 
were they free from imperfection. For example the Si nanowires were core-shell structures, 
composed of crystalline cores with predominant growth along [1 0 0 ] direction and covered by 
amorphous organic surface layers, that can be as thick as 25nm. The Ge nanowires on the 
other hand did contain a few nanometre thick surface layers. Si and Ge nanowires also 
contained large quantities of particulates and impurities which included: (1 ) growth catalyst 
attached to some nanowires, (2) severely deformed nanowires and (3) nano-particulates that 
were chemically identical to the nanowire materials. The nano-particulates were particularly 
common in the Ge NW batch. ZnO particulates and amorphous ZnO material were also 
observed in the home-grown ZnO NWs due to the vapour transport process we adopted for 
growing this material. However, ZnO nanowire surface layers were not detectable. In general, 
the nanowires we have studied in this thesis were sufficiently long enough to bridge transistor 
source-drain gaps greater than 2 0 pm.
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3.0 Field-effect transistors and metal-semiconductor contacts
The basic building block in nearly all electronic systems is the transistor. Due to its primary 
importance and relevance in this thesis, this chapter reviews the metal-insulator- 
semiconductor field-effect transistor (MISFET) and its operations. This chapter then 
compares and discusses the distinct features of the nanowire FET (NW FET). Finally, due to 
the importance of metal contacts in NW FETs, the last part of this chapter is devoted to 
metal-semiconductor contacts (MS).
3.1 The metal-insulator-semiconductor contact (MIS)
The most important component in the field-effect transistor is the metal-insulator- 
semiconductor capacitor (MIS). Depicted in Fig. 3.1, the MIS capacitor is a two terminal 
device, composed of an insulating layer sandwiched between a semiconductor and a metallic 
plate called the gate electrode. A second metallic layer is present along the back side of the 
semiconductor layer and this provides electrical connection to the semiconductor layer.
Gate
i
.... ..................... .....
Insulator
Semiconductor 
Substrate contact
Figure 3.1 The metal-insulator-semiconductor capacitor.
The metallic layer on the backside of the semiconductor is normally grounded and this 
contact is called the substrate contact.
3.1.1 MIS capacitor energy band diagram
With the aid of an energy band diagram, the internal status of the MIS structure under static 
biasing conditions can be described. As an example. Fig. 3.2 shows the energy band diagram 
for an ideal MIS capacitor with a p-type semiconductor under zero bias. The ideal MIS 
capacitor should have the following properties: ( 1) the metallic gate is considered an 
equipotential region under both a.c. and d.c. biasing conditions; (2 ) the insulating layer 
permits zero current flow under all static biasing (d.c.) conditions; (3 ) no charge centres exist 
in the insulator or at the insulator-semiconductor interface; (4) the semiconductor is
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uniformly doped; (5) the semiconductor is sufficiently thick such that regardless of the 
voltage applied to the gate, a field free region is encountered before reaching the substrate 
contact; (6 ) the substrate contact is ohmic; (7) the MIS capacitor is considered to be a one­
dimensional structure whereby all variables are taken to be a function of the x-coordinate and 
finally ( 8 )  the work function difference between the metal ( O m )  and the semiconductor(Os) is 
zero.[l, 2 ]
E \ ^ C --------------- i - ---------------------- T - ;
qxi
q4»b
4- d
q% qOs
Eg/2
Ec
E.
Ev
Metal Insulator p-type semiconductor
Figure 3.2 Energy-band diagram o f  an ideal M IS capacitor at thermal equilibrium (V  = OV) with a p-type  
semiconductor, q = electronic charge, 0 m = metallic gate work function, 0 s  = semiconductor work function, 
= barrier height at the metal-insulator interface, Xi an dx  corresponds to the electron affinity o f  the 
insulator and that o f  the semiconductor, respectively. Ec, Ei, E f  and E yare; semiconductor conduction band, 
intrinsic Fermi level, quasi Fermi level, and valence band edge in the semiconductor respectively.[1]
Using the above conditions and with the aid of Fig. 3.2, Eq. 3.1 can be used to describe the 
ideal MIS capacitor under zero bias (flat-band).[l]
^m s~  (% + ^ +  -  (% + y  -  -  0 3.1
where (j)ms is the work function difference between the metal and semiconductor, q is the 
electronic charge, % is the electron affinity of the semiconductor. Eg is the semiconductor 
band gap. Ygp is the difference between the intrinsic Fermi level (Ej) and the quasi Fermi 
level Ep. (|)p is the energy difference between the valence band maximum (Ey) and Ep. In a 
real MIS capacitor, the idealised model above can generally be approached. However, the 
idealisation in (8 ) is only rarely fulfilled since work functions of the metal and semiconductor 
are usually not the same. So, there is usually band bending at the insulator-semiconductor 
interface.
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3.1.2 Specific biasing regions of an ideal MIS capacitor
Fig. 3.3 shows the various biasing conditions for the ideal MIS capacitor. Before examining 
the various biasing conditions shown in Fig. 3.3, some assumptions must be made such as:
(1) the substrate contact is grounded; (2 ) Ep in the bulk of the semiconductor, far away from 
the MIS interface remains constant under all biasing conditions. This is a direct consequence 
of the zero current flow through the insulator under d.c. biasing conditions; (3 ) an applied 
gate voltage ( V g )  separates the Fermi energies (metal and semiconductor) by a certain 
amount; (4) the barrier heights at the gate-insulator and insulator-semiconductor interfaces 
are fixed quantities and the application of a gate voltage distorts Ec and Ey and E, only at the 
insulator-semiconductor interface. This is beeause the electric field inside the semiconductor 
must vanish (Es^O) before reaching the back of the substrate; (5) the electric field inside 
insulator remains constant at each V q  values such that the application of Poisson’s equation 
yields dE/dx = 0 in the insulator. [2]
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Figure 3.3 Energy band diagrams fo r  an ideal p-type M IS capacitor under different Vq biasing conditions, a) 
Accumulation, b) depletion and c) inversion regim es.[l]
In reference to Fig. 3.3, the description for the ideal MIS capacitor (for a p-type 
semiconductor) under various gate voltages (V q) can be given as follows [1 ]:
• When a negative v o ltage  (V q <  0) is applied to the gate, the energy bands (E y , Ej, and 
E c) bend upwards at the insulator-semiconductor interface. E y bends closer to Ep and 
Ec bends away (Fig. 3.2a). The upward band bending causes accumulation of holes 
(majority carriers) at the semiconductor surface. This situation is called accumulation 
regime.
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• When a small positive voltage (V q >  0) is applied to the gate, the bands bend 
downwards, depleting the surface of majority carriers (holes in the present example). 
Fig. 3.2b. This situation is called depletion regime.
• Next, for even larger positive gate voltages, the energy bands at the surface bend even 
more (Fig. 3.3c). The number of electrons (minority carrier) at the surface now 
becomes larger than that of holes. The surface is said to be inverted. This situation is 
called inversion regime.
Similar results can also be obtained for an M-type MIS capacitor, except in this situation, the 
polarity of Vq will be opposite to the ^ -type case.
3.1.3 Charge and potential in an ideal MIS capacitor
In this section we briefly derive the relationship between surface potential, space charge, and 
the electric field in the MIS capacitor. Fig. 3.4 shows a detailed energy band diagram of the 
surface of the /?-type MIS capacitor in the inversion regime.
Insulator Semiconductor
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Figure 3.4 Energy band diagram fo r  a p-type semiconductor in inversion regime. The potential qT^ p is 
measured with respect to E j ,  The surface potential q ^ s is  positive^ a consequence o f  a positive V q  »  O.flJ
From Fig. 3.4, the potential (Yp(%)) as a function of distance can be expressed as [I]:
3.2
where T^ p(x) is the potential somewhere between the insulator-semiconductor interface (x = 0 ) 
and the intrinsic Fermi level in the semiconductor bulk when x  —> oo. The electron and hole 
concentrations as a function of T^ p are given by the following relations [1 , 2 ]:
3.3
and
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Pp w  = Vpoexp 3.4
where np(x) and pp(x) are the electron and hole densities, npo and ppo are the equilibrium 
densities of electrons and holes in the bulk of the semiconductor respectively. At the 
insulator-semiconductor interface (where x = 0 ) the electron and hole densities are given by 
the following relationships [1 , 2 ]:
Wp(0) = n p o e ^ p (Ç )  3.5
and
P p ( 0 )  =  Ujtoexp 3.6
where np(0 ) and pp(0 ) corresponds to the density of electrons and holes at the surface, 
respectively. %  is the surface potential at the semiconductor surface. The potential Yp(x) as a 
function of distance can be obtained using the one-dimensional Poisson’s equation in Eq. 3.7.
_£W  .  ^
where % is the permittivity of the semiconductor and p{x) is the space charge density given 
by [1 ]:
p (x ) = Nq — +Pp — np 3.8
where N d ^  and N a’ are the densities of ionised donors and acceptors respectively. In the bulk 
of the semiconductor, far away from the insulator-semiconductor interface, p(x) = 0  and %  
(oo) = 0. Therefore:
~  = Ppo ~  ^po- 3.9
The potential distribution in the MIS capacitor is obtained by solving the Poisson’s equation 
(Eq. 3.7) to give [1]:
dx^ £s-  i  {Ppo (T r )  -  l] -  ”po [exp ( ^ )  -  ij). 3.10
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The electric field as a function of distance (E^ c) from the insulator-semiconductor interface 
into the semiconductor bulk can be obtained by integrating Eq. 3.10 from the insulator- 
semiconductor interface (atx = 0 ) towards the semiconductor bulk (atx = oo) to give [1 ]:
=  3.11
where F(%(%)) is defined as [1 ]:
F ( % W )  =  [{exp ( ^ )  {exp { ^ ) . 3.12
From Eq. 3.11, the total charge per unit area at the surface (Qs) is obtained by applying 
Gauss’s law to yield:
Qs =  -SsEs = ±  3.13
where Eg is the electric field at the insulator-semiconductor interface, iFg is the surface 
potential at % = 0, Ld is the Debye length, defined as:
The charge in the various regimes (accumulation, depletion and inversion) can be obtained 
through analysis of the function F (Eq. 3.12).[1]
• In the accumulation regime (Yg < 0), the function F is dominated by the first term in
Eq. 3.12 such that Qs oc exp •
• In depletion and the onset of inversion regime, where 0 < Yg < 2%p, Qs oc
• In the strong inversion regime (Yg > 2T^ Bp), the positive term in the function F 
dominates, such that Qs oc exp
Strong inversion occurs when the density of minority carriers (electrons in the present case) 
becomes greater than the majority carrier density at the insulator-semiconductor interface. In 
other words, when npo > ppo.
6 0
Having obtained an expression for the surface charge Qs (Eq. 3.13), the electrical potential 
can be obtained by integrating Eq. 3.11. The voltage Vq applied to the gate in the strong 
inversion case will be [1 ]:
Vg =  Ei +  Vs 3.15
where Vi is the voltage drop across the insulator and Vg (= Yg = 2 'Fbp) is the voltage drop in 
the semiconductor. The voltage drop across the insulator is defined as:
3.16
where Ci is the capacitance per unit area (F/cm^) and defined as:
c , = f  3.17
The value of V g  beyond which strong inversion occurs is called the threshold voltage ( V t ) ,  
Eq.3.18.
=  3.18
It should be emphasized that if O m  O g ,  E v a c  will not be a constant as shown in Fig. 3 .2 .  
Instead, a built-in potential (Vbi) will exist at the insulator-semiconductor interface, just 
inside the semiconductor. The expression for the built-in potential is described by Eq. 
3.19.[1]
^bi =  ^M ~  3.19
Vbi can be compensated by applying a voltage that is equal and opposite to Vbi to the gate. 
Moreover, in a real MIS capacitor, there may also be surface states at the insulator- 
semiconductor interface, leading to additional surface charges (Qis). This will in turn cause 
further band bending. Qjg will also require an additional voltage (AV = Qis/Cf) on the gate. So, 
the complete expression for the threshold voltage becomes [1 ]:
Vr =  V,s +  2'J'bp +  3.20
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where Vfb (== Vbi + AV) is the value of the gate voltage which is needed to establish the flat 
band conditions. Vj for a MIS capacitor is identical to that of a field-effect transistor 
(discussed in the next section). Factors that can influenceVi includes: (1) work function 
mismatch between the metallic gate and the semiconductor work function; (2 ) insulator 
thickness (d); (3) interface states and (4) substrate doping concentration.
3.2 The metal-insulator-semiconductor field-effect transistor 
(MISFET)
The metal-insulator-semiconductor field-effect transistor (MISFET or FET) is an electrical 
device containing three or four terminals. A FET can be used as: (1) a digital switch; (2) a 
current source, controlled by an external electric field; (3) a variable resistor or (4) a 
capacitive element. The most common FET is the planar MOSFET, Fig. 3.5.[1] The FET is 
composed of a semiconducting material which forms the body, an insulating layer and a 
conductive gate electrode. The FET in the present example (Fig. 3.5) is built on a p-type 
substrate, where two n  ^ regions have been diffused to form the source and drain (s/d) 
contacts. An /7-channel MIS capacitor is realised between the source and drain contacts 
(along the x-axis) by the insulating layer and the gate contact. The separation between the 
source and drain contacts (along the y-axis) is the channel length (L). The transverse 
dimension (z-direction) of the structure is defined as the channel width (W).
Gate
Source ri~
Insulator
Drain n~
w
p  doped
p-type substrate
L
Figure 3.5 Structure o f  a standard M OSFET.flJ
The operation of a FET can be described by considering the schematics in Fig. 3.6. In 
operation, the s/d contacts allow free passage for electrical current to flow. By applying a 
voltage to the gate (V q), one can induce charge accumulation, depletion and inversion in the 
channel. A fourth electrode is often used in some technologies such as traditional CMOS to
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control the potential in the bulk of the semiconductor.[l, 2] In both accumulation and 
depletion, the channel will be j9-type, confined between the two n^ source and the drain 
regions (in the present case). This forms two p-n junctions connected back-to-back and the 
only current that can flow will be due the reverse bias current of the p-n diodes. In contrast, in 
the inversion regime, the n^ s/d regions are connected together by the /7-type channel. In this 
situation, large drain currents (Id) can now flow when a small drain voltage (V d) is applied 
across the s/d terminals. The conductivity of this channel can be modulated by adjusting V q. 
In operation, the FET is regarded as a 2-dimensional structure in which the channel 
conductance is a function of the both Vg and Vd- With the aid of the schematics in Fig. 3.6, 
the different modes of operation for an «-channel FET can be described as follows.[l]
• If a small positive Vg, large enough to cause inversion at the insulator-semiconductor 
interface is applied to the gate, the channel will be populated with electrons. A small 
positive Vd applied to the drain with respect to a grounded source will cause a current 
(Id) to flow between the s/d contacts through the conductive channel. In this situation, 
channel can be regarded as a resistor in which Id is proportional to Vd. This is known 
as the linear regime (Fig. 3.6a).
• If Vd is increased further, a point is reached where Id starts to deviate from its linear 
relationship with Vd. This happens because the inversion charge at the drain end 
Qn(y) is reduced to nearly zero. This is the pinch-off point. Fig. 3.6b. The value of V d  
needed to cause pinch-off is called the saturation voltage ( V s a t )  and this is expressed 
as V g-V t = VsAT-
• Beyond V s a t , the number of carries arriving at the pinch-off point from the source 
remains the same and the current remains constant. The length of the electron 
conducting channel reduces to Z ’.[l] This happens because the electric field lines due 
to the gate voltage will be directed away from the drain end towards the source and 
this region is no longer affected by the gate (Fig. 3.6b-c). In this instance, the 
inversion charge in the channel is ''pinched-off\ depleted at the drain end. Increasing 
V d  beyond this saturation point ( V s a t )  extends the pinch-off region toward the source 
such that a constant field is maintained in the pinch-off region.
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Figure 3.6. The different operating regimes o f  a MISFET. a) Linear regime at Vp < Vsat- b) A t onset o f  drain 
current saturation at Vp = Vsat- c)  A t Vp > Vsat the effective channel length is reduced to L \  Schematics
have been adopted from  Ref:[l].
3.2.1 Calculation of the drain current
Calculation of the drain current ( I d )  in a FET in the linear regime can be obtained from the 
following assumptions: (1) the charge carrier mobility p is constant; (2 ) the electric field 
along the x-axis (due to V g )  is significantly larger than that along the y-axis (due to V d )  and 
(3) all potentials are measured using the grounded source as the reference point. Using these 
conditions, the conductance of an infinitesimal element (<^g) of the channel of volume 
dx.dy.dz at the coordinates x, y, z can be expressed as [3 ]:
d^g  = q \m (x ,y ,z) d x d z
d y 3.21
where g is the channel conductance, q is the electronic charge, p is the carrier mobility, and n 
is the electron density which is independent of z. Integrating Eq. 3.21 along z yields [3]:
d'^g = Z q p n (x ,y )^dxdy 3.22
64
A second integration along the x-axis between x = 0 and the border of the inversion layer 
yields [3]:
dg  =  3.23
where Qinv is the charge per unit area in the inversion layer. As Qinv extends over the whole of 
the channel, the element dy is traversed by the current Id and so Ohm’s law can be applied to 
the channel to yield:
7d = d g d V  3.24
where Id is the drain current, dSf is the ohmic drop across the element dy. Substituting Eq. 
3.24 into 3.23 leads to [3]:
lody  =  ZQinviy)dV 3.25
Id can be obtained as follows: (1) Integrate the right hand side of Eq. 3.25 between y  = 0 (at 
the source end) andy = L (at the drain end); (2) integrate the left side of Eq. 3.25 between V 
= 0  (source end) and V = Vd (drain end); (3) equate Qinv as [3]:
Qinv = Q s~ Qis ~  Qdep 3.26
and
0 . = -  Epg -  3.27
where Qs, Qis and Qdep are the total charge per unit area at the insulator-semiconductor 
interface, charges resulting from surface states and the depletion charge, respectively. Vg 
and Vfb represent the gate voltage and the value of the gate voltage needed to establish Hat­
band, respectively. Vs is the surface potential. In the strong inversion regime. Vs « 2 % ;. The 
electrical potential V(y) at any point in the channel can be expressed as [3]:
= 3.28
The expressions for the electrical potential at source and drain ends of the channel can be 
written as follows [3]:
• At the source end: V(y = 0) = 0 and Vs(y = 0) = Vfb + 2%p
• At the drain end: V(y = Z) = Vd and Vs(y = Z) = Vd + Vfb +2%p
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Using the arguments above and the substitution of Eq. 3.28 into Eq. 3.27 and Eq. 3.26, Qinv 
can be expressed as:
Qinviy) — “ Q(Eg -  VpB — E(y) -  2 ¥bp) +  3.29
The drain current is then obtained by substituting Eq. 3.29 into Eq. 3.25 and integrating from 
y  = 0 toy  = Z to give [3]:
h  = i  ftQ |(Eg -  VpB -  [(^D + 2*Fbp) -  {2Wbp) 3.30
In the linear regime, Vd «  2%p so, using the power series around Vd and taking only the 
initial terms, Eq. 3.30 can be approximated as:
~  3.31
where V t is the threshold voltage, which is one of the most important parameters in FET 
design. From Eq. 3.30, the channel conductance (gD = dlu/cNi)) and the transconductance (gm 
= dlü/dVg) in the linear regime can be can be expressed as [1, 3] :
9d = ~ EQCVq — Vt) 3.32
and
3.33
In the saturation regime, the saturation current ( I d s a t )  can be described using Eq. 3.34.[1, 3] 
/d =  3.34
From Eq. 3.34, it can be seen that iDsat follows a square-law function, gm in the saturation 
regime is described using Eq. 3.35.
3m eQ(Vg — Vt) 3.35
Operation of a />-channel MISFET is similar to «-channel devices, except in the former case, 
j9^-doped regions are created in an «-type substrate to define the source and drain contacts. 
The channel is then created through inversion of holes. Typical output and transfer
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characteristics exhibited by a commercial depletion-type p-channel MISFET, measured by 
the author is presented in Fig. 3.7 to show the changes in the drain current with the gate 
voltage.
Output characteristics
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Figure 3.7 a) Output characteristics fo r  a p-channel FET showing linear and saturation characteristics at the 
different gate voltages, b) Transfer characteristics fo r  the device; Id in the linear regime, is shown in linear
(right) and logarithmic (left) scale.
3.3 Nanowire-array field-effect transistors: what is the difference?
A NW FET is composed of three eleetrodes (gate, drain, and source) as in conventional thin- 
film transistors (TFTs). The gate is separated from the NWs by an insulating material. A NW 
FET is not like a bulk solid or a continuous thin-film of semiconductor material from which 
an entire transistor can be assembled. Instead, the channel is reduced to cylindrical wires of 
semicondicting nanomaterials, with high aspect ratios (L/d). A NW FET can be fabricated as 
either top-gate or bottom-gate structure on an insulating substrate (Fig. 3.8). Additional layers 
on the substrate can function as the insulator and the gate electrode.
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Figure 3.8 Schematic o f  two different N W  FET structures, a) Bottom-gate N W  FET with substrate carrying 
the gate insulator and gate electrode. NWs are positioned on top o f  the insulating layer, b) Top-gate N W  FET  
on an insulating substrate, where NWs are deposited directly on the substrate and covered with the gate
insulator and gate electrode.
These structures and their operation are not that different from conventional FETs based on 
a-Si:H [4], poly-Si [5] or even organic FETs.[6 , 7] However, we highlight some important 
differences below:
In NW FETs, there are no p-n junctions at the s/d regions. Instead, the s/d contacts are 
defined using metals with specific work functions chosen to match the conduction or the 
valence bands of the NWs, in accordance with the NW carrier type. Conducting channel in 
NW FETs is not created in inversion regime but in accumulation regime. Due to this, NW 
FETs are considered ^-channel if the NWs are /7-type and //-channel if //-type. Apart from 
these important differences, the operations of NW FETs are similar to traditional FETs. A 
low off-state current can be achieved by: (I) the choice of semiconducting NWs, which must 
be lightly doped; (2) using small diameter NWs as the channel. However, very small diameter 
NWs can lead to undesirable quantum effects, with regards the classical FET model.[8 ]
When a voltage is applied to the gate, an accumulated layer of charge is created on the NW 
surface at the insulator-NW interface. This forms a conducting channel. The conductivity of 
the channel can be modulated by adjusting the magnitude of the gate voltage relative to a 
grounded source. The total accumulated in the NW FET channel can be described using Eq. 
3.36.
3.36
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where Q nw is accumulated charge in the NW FET channel, C t is the total capacitance per 
unit length between the NWs and the gate. Because of the non-planar nature of the NWs, 
calculation of the capacitance often require a special treatment to account for the electrostatic 
fringing due to cylindrical NWs on the planar insulator-gate surface. In this thesis, we have 
approximated C j by assuming that the NW FET channel is composed of an array of N 
cylinders on an infinite plate (insulator and gate), connected in a parallel to one another. Ct 
for a NW FET containing N number of NWs is therefore described using Eq. 3.37, adopted 
from Ref: [9, 10]
3.37
V ^NW j
where. Go, and Si represent permittivity of free space (-8.85 x 10'^° F/cm) and dielectric 
constant of the insulating layer respectively. L is the channel length, rnw is the average NW 
radius, d is the thickness of the insulator. The denominator on the right hand side of Eq. 3.37 
accounts for electrostatic fringing of the gate field (due to the gate voltage) by individual 
NWs which leads to an increase in the coupling area and ultimately, a larger capacitance for 
individual NWs had there been no fringing effects.
Although, some authors have shown that if a NW FET is composed of densely packed NW- 
arrays and if the NW coverage is comparable to the channel width (the overlap between the 
source and drain contacts, separated by the channel) for a given FET structure, the gate 
capacitance can be approximated using the parallel plate model (Eq. 3.17).[1, 11] Dattoli et al
[11] have used electrostatic simulation models to show that the gate capacitance for a NW 
FET containing NW coverage density close to 25% of the actual FET channel width can be 
close 90% of the capacitance based on the parallel plate model described by Eq. 3.17.
In this thesis, we have used Eq. 3.37 to estimate the gate capacitance for NW FETs. The 
current in the linear and saturation regimes can be described using Eq. 3.38 and Eq. 3.39 
respectively.
h = ^ ( y ^ - V r ) V o  3.38
tosAT =  (Vg -  V-j-y 3.39
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where L is the channel length, the output and transfer characteristics exhibited by NW FET 
will be shown later in this thesis.
Threshold voltage
Since NW FETs operate in accumulation mode, the threshold voltage ( V t )  can be close to 
zero and deviation in V t can be caused by: (1) the work function mismatch at the metal- 
insulator and or insulator-NW interface; (2) residual carriers (no) in the NWs due to 
unintentional NW doping during NW synthesis and or surface adsorbates.[3] The electrical 
potential contribution of the residual carrier on the threshold voltage may be described using 
Eq. 3.40 (adopted from Ref:[3]).
k „ | = ± 5 2 ^  3.40Ct
where V q is the magnitude of voltage that one must apply to the gate in order to sweep away 
the residual carriers, d^w is the average diameter of the NWs and the ± sign suggest that these 
residual carriers can be either negative or positive, depending on the carrier type of the NWs. 
The overall threshold voltage ( V t )  can be described using Eq. 3.41.
Vj = VpB i  Vq 3.41
From Eq. 3.41, the threshold voltage can become negative/positive if magnitude of the 
residual carriers is high. In essence, the channel is already formed under zero gate voltage 
and work has to be done by the gate in order to close the channel.
Current on/off ratio
Ideally, the current in the off-state (loff) should be low whilst the current in the on-state (Ion) 
should be as high as possible, for a given drain voltage. loff in a NW FET is limited by a 
number of factors including: (1) the choice of s/d metal contacts; (2) NW doping 
concentration and (3) NW diameter.
Ion depends on: (1) the density of NWs in the transistor channel; (2) the NW diameter; (3) the 
gate geometry; (4) the insulator thickness; (5) the field effect mobility; and (6) quality of the 
s/d contact resistance. For practical device applications, the on/off ratio in a NW FET is 
expected to be around 10^-10 .^
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Subthreshold slope
The change in channel conductivity in response to the change in Vg is called the subthreshold 
swing s-s (= V/decade). Therefore, s-s is the value of Vq required to increase the current in 
the subthreshold regime (at V q  <  V t )  by one order of magnitude. For a standard MOSFET, s- 
s is described by [1];
s -  s = — l n l o ( l + ^ )  3.42Q \ Ci /
where k is the Boltzmann’s constant (in eV) [1], T is temperature, measured in Kelvin, Cd is 
the depletion capacitance (due to ionised donors/acceptors). From Eq. 3.42, it is clear that in 
the limits of Cd 0, s-s tends to ~60mV/dec, which is the fundamental limit for MISFETs. 
Since NW FETs operate entirely in accumulation regime, theoretically, Cd should not exist, 
unless there is high density of adsorbed species which depletes the NW surface. This is 
particularly true for NWs since the large surface to volume ratio can make NWs susceptible 
to the adsorption of polar species from their surroundings.[12] In this case, Cd in Eq. 3.42 is 
replaced with the Cit (capacitance associated with the surface adsorbates) to account for such 
effects.
Transconductance
The tranconductance (gm) of any FET is an important transistor parameter. This is because gm 
is a measure of the change in the device current with respect to a change in Vq. For NW 
FETs, gm in the linear and saturation regimes can be expressed using Eq. 3.43 and Eq. 3.44, 
respectively:
^  ^  3.43
3.44
Output conductance
The stability of any FET in the saturation regime is governed by the output conductance (gD). 
This is particularly important in the amplification of electrical signals. [1] gD is described 
using Eq. 3.45.[1]
3.45
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In the saturation regime, a low value of go is desirable (ideally 0) and a constant value of go 
indicates a certain dependence of the output current on the drain voltage. Increasing go with 
Vd in saturation suggests the following: (1) varying contact resistance with drain bias; and (2) 
kink effect. The kink effect is due to the generation of carriers by “avalanche'' breakdown in 
deep saturation (V d »  V sat)-[1]
3.4 Metal-Semiconductor contacts
When a metal makes an intimate contact with a semiconductor, a barrier is formed at the 
junction between metal and the semiconductor. Such contacts are called Schottky contacts. At 
the metal-semiconductor (MS) interface, a Schottky barrier (SB) of height (j/g is responsible 
for the control of current conduction across the junction. The magnitude of the SB is 
determined by the difference between the metal work function and the electron affinity of the 
semiconductor.
Metals which can offer sufficiently low SBs at the source and drain contacts are essential in 
high performance NW FETs. Due to the primary importance of such contacts, this section 
reviews quickly, the energy band diagrams leading to the formation of the barrier height and 
some effects that can modify the barrier.
3.4.1 The ideal metal-semiconductor contact
With the aid of the schematics in Fig. 3.9, we consider first, the ideal case of a metal and a 
semiconductor surface in the absence of any surface states and other surface anomalies. Fig. 
3.9a shows the energy relationship between a high work function metal and an «-type 
semiconductor which are not in contact. If the two are brought together and are allowed to 
communicate with one another electrically (Fig. 3.9b-c), electrons will flow from the 
semiconductor to the metal until thermal equilibrium is established in the two materials. The 
Fermi levels (Ep) on both sides will align. The alignment of Ep is achieved by the lowering 
of the semiconductor Fermi level relative to that of the metal Fermi level. The amount by 
which Ep in the semiconductor is lowered is equal to the difference between the metal work 
function (Om) and the semiconductor work function (Og).[l, 13] The work function of any 
material is defined as the energy difference between the vacuum level (E vac) and its Fermi 
level (Ep). In the «-type semiconductor. Os is defined as the sum of the semiconductor 
electron affinity (%) and the energy difference between Ep and the conduction band minimum 
(Ec), expressed as: (x + (|) )^, where = ^ ^ ^ .[1 ]
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Figure 3.9 Energy band diagrams fo r  a metal and an n-type semiconductor system, a) M etal and 
semiconductor are not connected, b) connected connected together but with a gap 6, c) connected in a system  
with a reduced gap, d) connected in a system with no gap. q = electronic charge, 0 ^  ~ metal work function, % 
= semiconductor electron affinity, <f>Bn = barrier height, Ec, Ep, and E y represents semiconductor conduction, 
Fermi, and valence energy levels, respectively. Va is the built-in potential, W is the depletions width. These
schematics have been adopted from  R ef:[l]
The potential difference between the work funetions in the two materials is built-in potential 
(Vbi or Ybi), Eq. 3.46.[1]
3.46
As the gap (S) is decreased from Fig. 3.9b to Fig. 3.9c, an electric field is established and this 
increases in strength with decreasing 5. The flow of electrons from the «-type semiconductor 
into the metal leaves behind a depleted region of width W in the semiconductor in which the 
bands (E c , Ep, and E y) are bent upwards. Assuming that the region of the semiconductor 
where the bands are bent is devoid of conduction electrons, a space charge region will be 
formed (due to the uncompensated donor ions) and the electric field generated in this region 
will increase in strength linearly with distance from the depletion edge as the metal is 
approached.[13] In the limits of 6 ^ 0  (Fig. 3.9d), the barrier height (q(j>Bn) for electrons 
flowing from the metal into the semiconductor can be described by [1]:
3.47
This argument can also be applied to a low work function metal in contact with a //-type 
semiconductor. In this idealised situation, the barrier height for holes flowing from the metal 
into the semiconductor can be described using Eq. 3.48.[1]
=  Eg -  q(0M  -  X ) 1.48
where Eg is the semiconductor band gap and (|)Bp is the barrier height for holes flowing from 
the metal into the semiconductor. For a given semiconductor and metal combination, the sum 
of the barrier heights for «-type and a //-type MS system is equal to Eg (Eq. 3.49).
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+ (^ Bp) 3.49
In practice, the idealised expressions in Eq. 3.47 and 3.48 are never realised. This is because 
the work functions of most semiconductors are sensitive to surface contamination. Sources of 
surface contamination can be due to; (1) unavoidable surface layers such that 5 ^  0 in Fig. 
3.9d, (2) interfacial electronic states (or surface states) at the MS junction and (3) image-force 
barrier lowering. These effects will be discussed in the following sections.
3.4.2 Formation of the depletion region in metal semiconductor contacts
The depletion layer in a MS system can be regarded as a one-sided abrupt p-n junction. In 
other words, when a metal is brought into intimate contact with the semiconductor, the 
conduction and valence bands are brought into a definite energy relationship with the Fermi 
level of the metal at the interface. This relationship then serves as boundary conditions to the 
solution of the Poisson’s equation inside the semiconductor.[13] Fig. 3.10 shows the energy 
band diagrams for a high work function and a low work function metal on «-type and //-type 
semiconductors under different biasing conditions. From Fig. 3.10, q is the electronic charge, 
(|)Bn and (t)Bp corresponds to the barrier heights at the MS interfaces electrons and holes 
respectively, Yyi is the potential barrier (or the built-in potential) height for carriers (electrons 
or holes) flowing from the semiconductor into the metal. (j)Bn and (|)Bp corresponds to the 
difference between the Fermi level and the conduction/velence band edge for the «- and p- 
type semiconductors, respectively. [1] Under ideal conditions, (|)Bn and (j/Bp are constant, 
irrespective of the applied voltage. The forwards bias condition (Fig. 3.10a) is satisfied by the 
application of a negative (positive) voltage (Vp) to the «-type (//-type) semiconductor with 
respect to the metal. This leads to a lowering of built-in potential (Yyi) by Vp. The reduction 
of the built-in potential also reduces the depth of the depletion region. [1] The reverse bias 
condition is satisfied by the application of a positive (negative) voltage ( V r )  to the «-type (p- 
type) semiconductor with respect to the metal (Fig. 3.10c). This leads to an increase in Yyi by 
V r  and this causes the depletion depth to extend further into the semiconductor.
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Figure 3.10 energy band diagrams fo r  a metal on n-type (left) and p-type (right) semiconductors under 
various biasing conditions, a) in thermal equilibrium, b) in forw ard bias and c) in reverse bias. Vp = forw ard
bias voltage. Vr = reverse bias voltage.[1]
Note that the source and drain (s/d) contacts in the NW FETs which we discuss in this thesis 
are defined by metal contacts. This consequently leads to the formation of two Schottky 
diodes at the source and drain regions. In this sense, the NW FET channel can be regarded as 
a metal-semiconductor-metal (MSM) system, where the two Schottky diodes are also 
configured back to back to one another.
Under the application of a voltage Vd to the drain (with a grounded source contact), the 
Schottky diode at the source will be reverse biased whilst the drain will be forward biased. 
So, for any given drain voltage ( | V d  | > 0 and V q  = 0), the energy band diagrams for the 
MSM systems with an n- and a ^-type semiconducting NW can be represented as shown in 
Fig. 3.11. Note that in the NW FET, the source and drain contacts are always defined using 
the same metal and so the MSM system is expected to be symmetrical under thermal 
equilibrium (Fig. 3.11). As such, under the various bias conditions (Fig. 3.11b), the reverse 
bias Schottky diode will always dictate the current-voltage characteristics, especially if the 
contact barriers are significantly greater than kT/q.
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semiconductor, a) In thermal equilibrium and b) after the application o f  a voltage bias Vj) (negative fo r  the 
n-type and positive fo r  the p-type semiconductors) to the drain contact with respect to the source contact. 
^Bnh^Bpi are the barrier heights at the source contacts in the n- and p-type semiconductors. ^sn2 , B^p2  are the 
barrier heights at the drain contact in the n- and p-type semiconductors.
In the case of a high work function metal to an /7-type semiconductor, the charge density p{x) 
in the depletion region as a function of distance into the depletion region will be as follows: 
(1) p = pNg for X < W and (2) p = 0 for x > W, where x corresponds to the coordinate into 
the depletion region. (2) The electric field in the depletion region will be a maximum (Emax) 
when X = 0 (at the metal-semiconductor interface) and E % 0 at x > W. The depletion width at 
X = 0 is described using Eq. 3.50.[1]
3.50
and the magnitude of the electric field | E(x) | as a function of the depletion depth is given 
by:
E (x )| = ^ ( W - x ) 3.51
where Eg is the dielectric constant of the semiconductor, No is the donor density in the 
semiconductor (for an /7-type semiconductor), V is the applied voltage. The kT/q term arise 
from the contribution of majority carrier distribution tail in the semiconductor. Emax is 
described by Eq. 3.52.[1]
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The space charge per unit area (Q s c )  in the depletion region is given by:
Qsc = (^b i — V — 3.53
In most practical MS contacts, the ideal situation discussed above is never realised. This is 
because there is usually a thin interface layer (5) with interface state per unit area per energy 
Dit on the semiconductor surface, prior to the formation of the MS junction.[l] Such layers 
(-Â  to a few nm thick) normally appear transparent to electrons (or holes) but can withstand 
a potential (A) across it (see Fig. 3.12).
3.4.3 Practical metal-semiconductor contacts
A detailed energy band diagram depicting a MS junction with a thin insulating interfacial 
layer of thickness 5 is shown in Fig. 3.12.[1] The first quantity of interest is the charge 
neutrality level (cjio) above E y at the semiconductor surface. If the surface states are occupied 
up to (jio and empty above c|)o, the surface is electrically neutral.[I3] The next quantity of 
interest is the barrier 0Bno which must be surmounted by electrons flowing from the metal 
into the semiconductor. In the present example (Fig. 3.12), the surface states are acceptor-like 
because E? is located just above q^o. The acceptor trap density Dit state per unit area per unit 
energy is also constant over the energy range qcjio + E y  from the Fermi level. Under thermal 
equilibrium (zero bias conditions), the interface trap charge density (Qss) on the 
semiconductor surface can be described using Eq. 3.54.[I, 2, 13]
Qss = -qOit{Eg -  3.54
where the quantity (Eg -  q(j)o -  qcjiBno) is the energy difference between the Fermi level at the 
semiconductor surface and the neutral level. The space charge (Qsc) which develops in the 
depletion region becomes:[l]
Qsc = qNgWg =  j2 q S s N r ,(W M - j) .  3.55
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In order to satisfy thermal equilibrium conditions, an exactly equal and opposite charge Qm 
(C/cm^) must also exist on the metal surface. For thin interfacial layers, Qm is described by 
Eq. 3.56.[1]
Qm -  - ( Q s s  +  Qsc) 3.56
The potential (A) across the interfacial layer is obtained by applying Gauss’s law to the 
surface charge on the metal and the semiconductor surface (Eq. 3.57).[1]
^  -  Or + ^Bno) -
-(.Qss + Qsc) 3.57
The situation depicted in Fig. 3.12 is very relevant to NW FETs because most inorganic 
semiconductor nanowire materials like Si and Ge are susceptible to oxidation. Even if there 
were no oxide layers on the NWs, growth precursors like the organosilanes and 
organogermanes which were used to grow silicon and germanium nanowires can also 
contribute to additional surface layers which can also be a primary source of surface defects 
(discussed in Chapter 2).
Fc
G
0M = metal work function 
<|>o = charge neutrality level 
Yy; = built in potential,
Qss ^ interface trap charge density 
Si = permittivity o f interfacial layer 
A = potential drop in the interfacial layer 
Ec = conduction band edge 
Ep = Fermi level.
<l>Bno = Schottky barrier height
X = electron affinity
Ô = thickness o f interfacial layer
Qm = density o f  surface charge on the metal
Ss = permittivity o f the semiconductor
Eg = semiconductor band gap
Ev = valence band maximum
Di, = density o f interface states
Figure 3.12 Detailed energy band diagram fo r  a metal contacted to an n-type semiconductor with an
interfacial la y e r f l j
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According to Ref: [13], the barrier height ((|)Bno) formed when a high work function metal is 
deposited onto an «-type semiconductor with an interface layer can be approximated by:
4>Bno — y(^M  -% ) +  ( ! — ^o) 3.58
where /  =  ^  ), 5 is the thickness of the interfacial layer, and Si in the permittivity of
the interfacial layer. As Dit^O, y->l. So, Eq. 3.58 reduces to =  ( 0 m ~  X), which iIS
the exact expression for an ideal M S  contact (Eq. 3 .4 8 ). However, as Dit—>oo, the barrier 
height for electrons flowing from the metal into the semiconductor becomes (j)Bno =
^  similar argument can also be applied to a M S  system with a p-type
semiconductor, with interfacial layers. In this case, the expression for the barrier height for 
holes ((|)Bpo) flowing from the metal into the semiconductor can be described using: [13]
^Bpo =  + / )  +  (1 -  r)^o- 3.59
If (|)Bno and (|)Bpo refer to the same metal on an n- and p-type specimen of the same 
semiconductor material, q(|)Bno + qfepo « Eg.[ 13]
3.5 Current-voltage relationship in metal-semiconductor systems
Charge transport across a M S  junction is mainly due to majority carriers. Fig. 3.13 shows the 
various processes that can contribute to this current. These processes are: (1) thermal 
excitation over the barrier, (2) quantum mechanical tunnelling, (3) recombination in the 
space-charge region and (4) hole injection from the metal into the semiconductor via 
recombination in the neutral region.[13]
In high mobility, lightly doped semiconductors, the dominant mechanism responsible for 
current transport is thermal excitation over the potential barrier (or thermionic emission). 
However, in heavily doped semiconductors, quantum mechanical tunnelling through the 
potential barrier becomes important when considering ohmic characteristics.
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Figure 3.13 The various current transport processes in a M S system (n-type semiconductor). 1: thermal 
excitation over the potential barrier. 2: quantum mechanical tunnelling through the barrier. 3: 
recombination in the space charge region. 4: recombination in the neutral région.) 1]
The NWs we have investigated in this thesis were not intentionally doped, but were single 
crystalline and so the thermionic emission theory can be adequately used to describe the 
current transport characteristics.[14] In the thermionic emission theory, the current-voltage 
relationship is derived from the realisation that under the application of a forward bias 
voltage (V), the electron concentration (ng) in the semiconductor («-type) at the MS interface 
just inside the semiconductor is described by [1, 13]:
Tig = Nc6Xp
k T 3.60
where Nc is the effective density of states in the conduction band, q is the electronic charge, 
(|)Bn is the barrier height which must be surmounted by electrons flowing from the metal into 
the semiconductor, V is the voltage bias (negative for «-type semiconductor), k and T are the 
Boltzmann’s constant and the temperature, respectively.[13]
The flux of electrons flowing from the semiconductor into the metal is nv/4, where v is the 
average thermal velocity of electrons in the semiconductor.[l, 13] In thermal equilibrium, the 
flux of electrons through the Schottky diode from the metal into the semiconductor must also 
balance that from the semiconductor into the metal. According to Ref:[13], the net current 
density J can be described using:
J
A - T ^ e x p { = ^ ) { e x p ( ^ ) - l }  
{ e x p  ( ^ )  - 1 )■L
3.61
3.62
3.63
8 0
where
Jo=  A " T ^ e x p { = ^ )  3.64
A " = fr ,f^ A ' 3.65
and
1 ' - % #  3 .«
From the expressions above, Jo is the current density due to the flow of electrons from the 
metal into the semiconductor under thermal equilibrium and subsequently, the reverse bias 
current density Jrcv (= Jo)- A is the modified Richardson’s constant (A ) corresponding to 
the effective mass (m*) of electrons in the semiconductor, fp is the probability for electron 
emission from the semiconductor into the metal without being scattered by optical-phonon 
after having passed the top of the barrier, and fq is the average transmission coefficient. V is 
the applied voltage, q, k and h are; the electronic charge, Boltzmann’s constant, and Plank’s 
constant respectively. The product fpfq is generally of the order of 0.5.[13]
3.5.1 Bias dependence of the barrier height
The barrier height (j)B (fen for electrons or f e p  for holes) may depend on the applied bias. If 
there is an interfacial layer, the voltage drop (A, see Fig. 3.12 and Eq. 3.57) in this layer will 
reduce the barrier height by an amount that is proportional to the maximum electric field (Eq. 
3.52) in the depletion region. This in turn depends on the applied voltage (V).[l, 13] Even in 
the absence of interfacial layers, the barrier height will still depend on the applied bias 
because of image force phemonenon. The image force arise because when an electron in the 
depletion region is at a distance x from the metal surface, an effective positive image charge 
will be induced on the opposite side of the interface at a distance The force of attraction 
between the electron and the induced positive image charge has the effect of reducing fe  by 
an amount that depends on the maximum electric field in the semiconductor and hence on the 
applied voltage. The image force lowering can be described using Eq. 3.67.[1]
3.67
where A(|) the image force potential, q is the electronic charge, Emax is the maximum electric 
field in the semiconductor and Gg is the permittivity of the semiconductor. In practical MS 
contacts, the electric field in the semiconductor is never zero, even at zero bias due to the
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built-in potential (Yyi). Under thermal equilibrium conditions (when no bias is applied), the 
combined effects of the interfacial layer and image force barrier lowering qfe (for electrons 
or holes) can be described using:
= 9^50 -  3.68
where feo corresponds to the barrier height formed at the MS junction with an interfacial 
layer of thickness 5 (see Fig. 3.12). Under forward bias conditions (Vp > 0), the electric field 
Emax (Eq. 3.67) and the image force will be smaller than the in the equilibrium case. 
Therefore, fe  (Eq. 3.68) will be slightly larger than the barrier height at zero voltage bias. In 
reverse bias ( V r  > 0), the barrier height is slightly smaller than the barrier height at zero bias. 
This is because V r  increases Emax in the depletion region and thus the image force lowering 
qA([) is also increased.[13] The thermionic emission theory (Eq. 3.61) which describes the 
current-voltage characteristics across a MS contact will therefore have to be modified to 
account for the image force lowering and the influence of interfacial layers.
The effect of image force barrier lowering is further exacerbated if an external electric field 
(E) is applied perpendicular to the reverse bias Schottky contact, as will be expected in NW 
FETs with Schottky s/d contacts when Vg is applied. This is because the extra charges 
induced by this field in the depletion region will induce image charges in the metal. Carriers 
flowing from the metal into the semiconductor (in reverse bias) will therefore see a much 
thinner and lower barrier below the top of the barrier height predicted by Eq. 3.47 and Eq. 
3.48. In this case, current transport across the MS junction can be dominated by means of 
quantum mechanical tunnelling (or field-emission).[l, 15] According to Ref:[13], the 
tunnelling current in a Schottky diode operating in reverse bias can be significant if the mean 
free path for carriers exceeds the width of the depletion rgion. In the case of a NW FET with 
significant SBs at the contacts, the application of a voltage V to the drain (with a grounded 
source) will causes the Schottky diode at the drain end to be forward biased whilst the 
Schottky diode at source will be reverse biased (see Fig. 3.11). Current flowing in the channel 
will therefore be controlled by the source Schottky diode (Eq. 3.64). Now, if a voltage Vq is 
applied to the gate, the extra charges induced by the gate field in the channel will act 
analogous to surface doping (near the depletion region at the reverse source contact). This in 
turn, will have the effect of reducing the barrier width thus leading to an increase in the 
tunnelling probability due to thermionic-field emission at the reverse biased source. Of 
particular relevance to the present discussion, Andrews and Lapselter [15] have evoked an
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empirical dependence which describes the barrier lowering due to interfacial charges in a 
reverse bias Schottky diode using:
A(j)^  =  aEyr^ax 3.69
where Afe is the amount by which the Schottky barrier is lowered due to image force and 
interfacial charge at the MS interface, a is a barrier lowering constant which can be thought 
of as the minimum of lateral width of the depletion region permissible for carrier tunnelling. 
Emax is the maximum electric field in the depletion region. Experimentally determined values 
of a for metal-silicon Schottky diodes are in the range 1.5-3.5nm (in Si).[15]
Shannon and Gerstner [16] have also used a barrier lowering dependence of the form aEg to 
explain the operation of a new type of FET called “source-gated transistor” (SGTs). In the 
SGT, the source contact is engineered to incorporate a Schottky barrier. The height of the 
source Schottky barrier is essentially manipulated by the gate field (due to the gate 
voltage).[16-18] Eg in this case can be regarded as the maximum electric field (Emax from Eq. 
3.69) in the depletion region, just inside the semiconductor. The expression for describing the 
current-voltage characteristics in NW FETs with Schottky contacts can be obtained by 
substituting Eq. 3.69 into Eq. 3.62 to give [13]:
J = A " T ^ e x p - q { ^ s ^ ) [ e x p ( ^ ) - l }  3.71
= J o { e x p { ^ ) - l }  - 3.72
where the Jo (= A T^exp[-q((])B-aE)]/kT) term is the current density due to carriers (electrons 
or holes) flowing from the metal into the semiconductor under thermal equilibrium and 
subsequently, the reverse bias current density Jrcv (= Jo) which will be the dominant current 
transport process in NW FETs with significant contact barriers. All other terms in Eqs. 3.71 
and 3.72 are the same as in Eq. 3.62. So, for a given value of Eg, the current increases in 
proportional to exp (aEg/kT).[17, 19] This soft reverse bias effect is an undesirable feature in 
Schottky diodes but is a process which occurs in the SGT and thus is very relevant to Chapter 
6 .
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3.6 Measurement of the barrier height
In planar MS contact, the Schottky barrier height is largely determined by: (1) the 
metallurgical properties of the metal and semiconductor system, (2) the nature of the 
semiconductor and the presence of any surface layers on the semiconductor surface prior to 
the formation of the metal contacts. In NW FETs, the formations of high quality metallurgical 
MS interfaces are not easily achieved and thus the nature of the contacts can be difficult to 
describe. In general, there are four methods that can be used to measure the barrier height. 
These are: (1) current-voltage characteristics, (2) activation energy, (3) capacitive-voltage 
characteristics and (4) photoelectric effect.[l] In this work, we have used the activation 
energy method to determine the barrier height. This is because the activation energy method 
does not require any assumptions of the source and drain contact electrode area. Moreover, 
the ambiguity in the contact geometry at the source and drain regions when the transistor 
channel is formed using several NWs with varying diameters can further make the 
determination of the contact area especially difficult to calculate.
The activation energy method is based on measuring the change in the reverse bias current of 
a NW FET at various substrate temperatures and at small drain voltages. From Eq. 3.72, the 
change in current with temperature is determined by the exponent (Ob -  aEg)/kT. Since all the 
other quantities in Eq. 3.72 are largely temperature independent, the barrier height can be 
obtained using the expression:
-  K ' 3.73
and
3.74
where (j) b is the effective barrier height at a given gate voltage, fe is the barrier height which 
can either be for electrons or holes. The aEg term accounts for image force lowering as well 
as the barrier lowering due to the gate. As we show later in this thesis, (|)'b  can be adjusted by:
(I) choosing a metal with the appropriate work function, (2) thermal annealing to improve the 
the NW FET contact properties.
3.7 Summary
The operational principals of a standard MISFET were adopted to describe nanowire field- 
effect transistors. The main difference between a MISFET and a nanowire transistor is the
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absence of an inversion layer. Unlike a conventional MISFET which has ohmic source and 
drain contacts, the source and drain contacts in nanowire transistors are defined using metal 
layers. Moreover, the low temperature device assembly approach which we have adopted in 
this thesis can lead to unavoidable Schottky contacts that can significantly affect the 
nanowire transistor in the following ways: (1) reduced transistor output currents; (2) contact 
dominated current transport, which in turn leads to high contact resistance and consequently 
large voltage drop at the contacts and uncertainties in estimating the field-effect mobility. On 
the other hand, unavoidable surface layers such as native oxides can also lead to inefficient 
injection/extraction of charge in the nanowire transistor channel. The metal work function 
and the nature of the nanowire surface must be considered during nanowire transistor 
fabrication.
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4.0 Nanowire-array field-effect transistor fabrication and 
characterisation
In this thesis, solution based deposition of multiple nanowires (NWs) were used as the active 
channel material in field-effect transistors (FETs). This chapter describes key aspects of the 
NW FET fabrication and the characterisation techniques that were used. The first section 
gives a brief outline of the different transistor structures that will be discussed in this thesis. 
The second section outlines the substrate preparation and the cleaning procedures performed 
on the substrates before device fabrication. The author has developed two methods for 
transferring NWs from solvent suspension onto device substrates and these techniques will be 
presented in the third section. The fourth section outlines the photolithographic procedures 
used for defining metal source and drain (s/d) contacts. In this section, a detailed description 
of the photolithography (lift-off) process will be described. The fifth section deals with the 
process steps for applying self assembly monolayers on some of the NWs that were studied in 
this thesis. The sixth section deals with the deposition of organic dielectrics that were 
employed for the top-gate NW FETs. For such devices, the source and drain contacts were 
defined using the lift-off approach. The seventh section is dedicated to the electron bean 
lithography (EBL). EBL was used to fabricate single NW FETs structures. The eighth and 
ninth section deals with electrical characterisation of the NW FETs. The final section is 
dedicated to the determination of contact resistance and nanowire resistance.
4.1 Introduction
In this work, different NW materials described in Chapter 2 have been used as the channel in 
NW FETs. The substrates on which these devices were assembled are: (1) SiOi/Si wafers; (2) 
thin-film transistor grade glass substrates and (3) polyethylene naphthalate (PEN) plastic 
sheets. The SiOi/Si substrates were by far the most “practical” substrates for fabricating the 
NW FETs. This was because: (1) the SiOi was 230nm thermally grown and could be used as 
the high quality gate dielectric in bottom-gate devices and (2) the Si was degenerately doped 
(n^), and was used as the common gate for several transistors on a given substrate. The NW 
FETs that were fabricated on glass and PEN substrates were slightly more challenging 
because extra steps were required to define the gate insulators, the gate electrodes and at the 
same time, maintaining the low temperature device assembly approach which we have 
adopted in this thesis. This was particularly relevant for the PEN plastic substrates due to
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degradation at >200°C. SiOi dielectric deposition was not accessible for FETs on glass and 
PEN substrates. Instead, organic fluoropolymer or parylene N films were used. The gate 
electrodes were defined by thermally evaporating ~60nm Au. Devices that utilised SiOi/Si 
substrates were bottom-gate FET structures. NW FETs assembled on glass or PEN could be 
fabricated as either bottom- or top-gate transistors. For clarity, a schematic of the different 
device configurations are shown in Fig. 4.1.
Bottom-gate top-source and drain contacts
b)
Au metal gate 
NWs
Top-gate top-source and drain contacts
NWs
Source and drain
SiO] gate dielectric 
Si (n++) gate
r
Insulator 
Source and drain 
Glass or PEN
Source and drain 
Insulator
Metal gate electrode 
Glass or PEN
Bottom-gate top-source and drain contacts 
Figure 4.1 The different device configurations that were studied in this thesis, a) Bottom gate FETs on 
S iO /S i substrates, b) top-gate FETs structures on glass and PEN substrates using either fluoropolym er or 
parylene N  as the gate dielectric, c) bottom gate FETs on glass and PEN  substrates with organic dielectrics.
4.2 Substrate preparation
Substrates were prepared by cutting larger wafers or substrates into approximately 1x1 inch 
squares. SiOi substrates were acquired from IPMS Fraunhofer Institute (Germany) and were 
cleaved using a diamond scriber. The glass substrates were also cut using a diamond scriber. 
The amorphous nature of glass made it particularly challenging to work with because it often 
shattered during cleaving. The PEN substrates were cut into manageable pieces using 
scissors. All substrates had to be cleaned according to the steps in Fig. 4.2.
Step 4.2
Oxygen plasma 
treatment at 30W/5min
Step 1
Acetone immersion and 
sonication in a solvent 
bath
Step 4.1
Oxygen plasma treatment 
at 100W/5min
Step 3
Methanol immersion and 
sonication in a solvent 
bath
Step 2
Isopropanol immersion and 
sonication in a solvent bath
Figure 4.2 Substrate preparation and cleaning steps. Steps 1 to 3 are solvent cleaning processes. Step 4. I t s  a 
fin a l cleaning step fo r  S iO /S i and glass substrates. Step 4.2 is fo r  PE N  substrates. Lower pow er o f  the O2  
plasm a treatment ensures minimal degradation to the substrate.
Samples were put through two cleaning stages. The solvent cleaning steps (Step 1 to Step 3) 
were initiated by mounting the samples onto a substrate holder and sequentially immersing 
the samples in acetone, isopropanol and methanol. In each step, substrates were also agitated 
in a sonic bath to aid the removal of contaminants on substrate surfaces. Stages 4.1 and 4.2 
involved O2 plasma cleaning. This ensured the removal of residual organic particulates. To 
avoid damage to the PEN substrates, a reduced O2 plasma etching power was used.
4.3 Nanowire transfer method
The two NW transfer methods developed in this work are termed: (1) ''Spray coating'' and (2) 
a "Modified dipcoatin^' technique and are described below.
4.3.1 Spray coating
The spray-coating method was based on a standard air brush kit obtained from a stationary 
outlet. An annotated image of the setup is shown in Fig. 4.3 and consisted of two key 
components. This included a holding vessel and a can containing compressed air. The 
holding vessel was a glass container with plastic tubing. The different types of NWs were
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assigned to specific vessels to avoid cross contamination. The vessels were not solvent 
specific but the plastic tubes were prone to degradation by solvents like acetone and 
chloroform and these solvents were avoided. When the system was constructed as shown in 
Fig. 4.3a and the vessel was loaded with the NW formulations (Fig. 4.3b), a gentle push on 
the valve resulted in the propellant gas rushing past the top of the nozzle of the vessel. This 
action created a pressure gradient at the nozzle tip with respect the inside of the vessel. This 
then forced small amount of the NW solution to rush up and mix with the propellant gas. The 
mixture of solvent and NWs created a mist which was carried onto a receiving substrate. Fig. 
4.4 shows typical NW coverage densities achieved by the spray coating method. NW 
coverage and orientation on the receiver substrates varied from session to session, however 
semi-aligned NWs can be produced if the receiver substrates were positioned along the mist 
flow direction. NW coated substrates were generally baked in the clean room ambient at 
around 110°C for 1 to 10 minutes. This allowed the NW suspension solvent to evaporate from 
the substrates. Typical NW coverage achieved was ~50NWs/mm^.
a)
\'essel for NW 
solutions
Propellant Can
Push \ a l \ c
D irec ted  m ist 
cnniiiniiicN^Vs
Suction
SUS|H.'1K1c U
Figure 4.3 Annotated image o f  the spray cast setup, a) Photograph o f  the complete setup clearly showing the 
propellant can and connection to vessel, b) Photograph showing vessel f illed  with NWs. Arrows illustrates the
result o f  pushing valve.
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Figure 4.4 Optical polarised microscope image showing Si N W  coverage achieved by spray coating, a) 
Multiple spray o f  N W  solution with substrate orientated along the direction o f  the mist flow. Note that the 
solvent does not have time to evaporate and so NWs have time to agglomerate and form  clumps, b) Multiple 
sprays with substrate not orientated along the mist flow  direction, d-e) Well aligned and separated NWs on
receiver substrates by controlling the spray angle.
4.3.2 Modified dipcoat transfer method
The modified dipcoating technique is in some respects a hybrid of a simple “dip coating” and 
a “Langmuir Blodgett” (LB) technique.[1, 2] However, this method does not require the 
functionalisation of the NW surface to render it hydrophobic. In the modified dipcoating 
process, the initial suspension medium of the NWs should have a lower density so that the 
solvent and NWs are able to float on a second solvent with a higher density. In this work, we 
have used anisole solvent as the NW suspension because it was found to yield excellent 
results when deposited onto the water surface. A schematic of the transfer method is shown in 
Fig. 4.5.
The first step (Step 1) involved dropcasting the anisole suspended NWs by syringe, or even 
spray coating into a beaker containing ultra pure water (or deionised water). The solution of 
NWs and anisole will float on the water due to the density difference between the two 
solvents.[3, 4] Freshly cleaned substrate was then immersed vertically into the beaker (step 2) 
and withdrawn (step 3) at a controlled speed (17-30 mm/min). The substrate was then 
suspended vertically to allow the solvent to run over the substrate surface, under the influence 
of gravity. Coverage densities achieved with this transfer method is shown in Fig. 4.6. 
Typical NW densities were confirmed optically and the NW density typically varied between
91
50 and 500 NWs/mm^. Greater NW density can be realised by the number of times the 
process was repeated
SOOfilof anisole  
containing Si NWs 
dispensed by syringe
SiNW  in anisole are 
drop casted onto  
the  surface ultra 
pure water in a 
beaker
Transfer o f NWs 
on to  substrate
/
Step 1 Step! Step 3
Ultra pure water
L—  —
Fresh Oj plasma cleaned  
substrate is immersed in 
solution at a controlled  
speed slowly (~12m m /m in) 
using a dipcoater
Nanowires are transferred 
onto  substrates 
substrate is withdrawn as 
slow  as immersion speed.
Substrate is positioned to  
dry in th e  vertical position  
Figure 4.5 Illustration o f  the modified dip coating method used fo r  the transfer o f  NWs.
t
• 200pm
 ^ 200pm
Figure 4.6 a-e) Optical polarised micrographs obtained from  different substrate locations showing high 
density N W  coverage by the modified the dip coating method.
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4.4 Electrode deposition
The two techniques used for defining metal contacts onto the NWs was photolithography 
(lift-off) and electron beam lithography (EBL).
4.4.1 Photolithography: Lift-off approach
A UV light source was used to transfer interdigitated electrode (IDE) patterns on top of NW 
coated substrates from photomasks. The two mask aligners that were routinely used in this 
work were the “Quintel” and the “Karl Zuss” modules. The annotated schematics for the two 
systems are shown in Fig. 4.7 and Fig. 4.8, respectively.
% f
1
2 
3
7
m É ttS ;
i
-  —  j y
1 : UV light source 2: Optical head assembly 3: Mask holder
4: Right hand control panel 5: Operator control panel 6: Left hand control panel
7: Diagnostic panel 8: Timer panel 9: Sample stage
Figure 4.7 Annotated picture o f  the Quintel Q7000 mask aligner.
The Quintel Q7000 mask aligner is an integrated optical-mechanical, pneumatic-electrical 
alignment system. The integrated optical and mechanical setup is coordinated to allow an 
entire alignment process to be carried out in a fast and efficient manner. This mask aligner 
has several features include including substrate loading and unloading options, a mask 
supporting system, an optical alignment system (microscope system with a CCD camera and 
illuminators) and a UV exposing system.
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m1 : Alignment viewing 
4: Sample X alignment 
7: Mask window
2: Yellow filtered lamp 3: Sample stage
5: Sample Y alignment 6: Sample cp adjustment
8; UV Lamp
Figure 4.8 Annotated photograph o f  the Karl Zuss M JB3 mask aligner.
The Karl Zuss mask aligner was different from the Quentel due to the fact that alignment was 
achieved manually by the user with a mounted optical microscope and x, y, z micrometers. 
This system was not intended to offer fast patterning. Instead, it offered large alterations in 
the position of sample substrates during UV exposure. The Karl Zuss aligner was particularly 
useful for defining 4 individual metal electrodes onto isolated NWs for four point-probe FET 
structures. The annotated structure representing a generic configuration of the two alignment 
tools is shown in Fig. 4.9.
Yellow light 
^^passTilter Optical head 
assemblv
Mask containing transfer patterns
Substrate coated with 
photoresist
Sample stage with x, y, z 
adjustment
Figure 4.9 Generic representation o f  the Quintel and the Karl Zuss MJB3 mask aligners.
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Photomask design
The photomask was designed by the author and fabricated externally. [5] The mask was a 4 
inch square transparent quartz plate with chrome IDE patterns on one side. The mask 
contained various structures that could function as a transistor; however, only two types of 
pattern were used in this thesis (Fig. 4.10a and Fig. 4.10b). Fig. 4.10a depicts a typical mask 
pattern that was routinely used as the NW FET structure. The section highlighted in red 
represents the IDE region and the FET channel. The IDE regions were essentially made up of 
a series of branched parallel electrodes connected to the source and drain (s/d) pads. The 
branched patterned structures extended from the source and drain pads and overlapped (but 
not connecting) at the centre. The gaps between two parallel branched fingers represented the 
channel length (L) and depending of the structures used, L varied from 2.5pm to 20pm. The 
total overlap of the fingers was also specific for a given pattern and this varied between 
550pm and 10000pm.
Source and dram pads
a)
Interdisitated lingers
Figure 4.10 M ask patterns used fo r  defining electrical contacts to the NWs. a) FET source-drain  
interdigitated electrode structures, b) Interdigitated patterns used fo r  the fabrication o ffou r point-probe FET
structures.
Fig. 4.10b shows additional types of structures used as FETs structures. These structures were 
composed of four contact pads, each of which had four arms extending into the centre 
(highlighted in yellow). The overlapping electrodes spanned 550pm. L was designed to be 
fixed at 2.5pm, 5pm and 10pm between the two parallel electrodes in some structures and in 
others, L was kept fixed at 2.5pm, 5pm or 10pm. These patterns were used to construct either
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four separate transistors or to define four separate electrodes onto a single NW to fabricate 4 
point-probe structures.
Photolithography Lift-off process steps
In the photolithographic process, two separate layers of positive photoresist films were spin 
coated and processed sequentially on freshly deposited NW substrates. The first resist film 
was PMGI-SF6 [6] and the second resist was a S I800 series resist.[7] The process steps are 
shown in Fig. 4.11.
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Figure 4.11 Process steps fo r  the photolithography lift-offprocess, a) Transfer o f  NWs from  solvent to 
substrates, b) bilayer positive photoresist coating, c) UV exposure, d) developing in MF-319 resists developer, 
e) metallization, f )  lift-off in acetone, g-h) removal o f  PMGI-SF6 by U V flood exposure and developing steps 
MF-319 resist developer, i) completed N W  FET structure.
Fig. 4.12 shows the manufacturer’s recommendations of typical film thickness vs. spin speed 
for the various resists. [6, 7] The PMGI-SF6 resist was dispensed from a syringe onto the 
substrates and spun at around 3500rpm for 10 seconds to produce a resist film of ~3500nm 
thickness. Substrates were baked at 105°C for around 10 minutes immediately after the resist 
coating. The PMGI-SF6 was used in this work because of its excellent undercutting 
properties.[6] Substrates were left to cool down, followed by the spin coating of the SI 805 
resist at ~3500rpm for 10 seconds and then baked at 85°C for 5 minutes (see Fig. 4.1 lb). 
Next, the UV exposure was performed with irradiation dose of ~40mJ/cm^ (Fig. 4.1 Ic). The 
amount of undercutting required was achieved by controlling: (1) PMG1-SF6 layer thickness,
(2) prebake temperature, (3) UV dosage and (4) resist developing time.
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Figure 4.12 Film thickness vs. spin speed fo r  PMGI-SF6 resists. b)Photoresist thickness vs. spins speed fo r
the fam ily o f  S I800 resist series. [6, 7]
Schematics showing the undercutting effect which was needed during FET fabrication is 
shown in Fig. 4.13. During the developing stage, the PMGI-SF6 resist developed 
isotropically.[6] This feature caused the proportion of the PMGI-SF6 underneath the S I805 
to develop inwards, creating a cavity (Fig. 4.13c) essential for easy lift-off of deposited metal 
layers.
The UV exposure dose to some extent dictated the feature size being transferred. It was found 
that increasing the UV dosage resulted in the widening of the IDE electrodes. This was 
because the UV light effectively scattered underneath the mask.
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Photomask
SI 805 photoresist 
PMGI-SF6 photoresist 
Substrate
c)
< S1805 develops
anisotropically during 
the developing stage
SI 805 develops 
isotropically during 
the developing stage
 Metallisation
A gap is established during 
metallization, ideal in the 
lift-off sage
Figure 4.13 Schematic o f  the benefits o f  the bilayer photoresist used in this work.
The exposure dose was varied by changing the exposure times. Small variations in the UV 
lamp output power arose normally from session to session and slight alterations of the 
exposure time were necessary to compensate for the drift in the lamp output power. At the 
start of each lithographic process, the UV lamp power density was measured and the required 
dose was calculated using the following relationship:
Exposure time required = Required exposure dose 
UV lamp power density 4. 1
UV exposure times between 4-8 seconds were sufficient when working on the Karl Zuss. 
Similarly, 3-4 seconds was appropriate on the Qunitel. Exposed samples were developed in a 
MF-319 (Micropositer®) developer solution for around 4-8 seconds. The contact pressure 
between samples and mask was also crucial as insufficient contact pressure caused the UV 
light to diffract around the edges of the mask patterns, resulting in the distortion of the 
patterns. The thickness of the resist layer at the edges of the substrates was also found to 
produce slight variations in the developed pattern rather than a more desirable step-like 
feature. This situation is shown visually in Fig. 4.14,
Fig. 4.14a shows a distorted IDE structure due to poor substrate-mask contact. This effect 
was usually exacerbated further as several users also use the mask aligners, following their 
own specific recipes that may not necessary be ideal for the present work. It was often
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common practice to have a dummy substrate at hand to recalibrate the systems before each 
use. Fig. 4.14b shows a near ideal IDE structure as a result of careful system calibration 
during the UV exposure stage.
1/7/2008 HV S (» * ;m * 9 |D W : W D
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Figure 4.14 Scanning electron microscope image o f  a) a structure with poor mask contact and b) a structure
with sufficient mask contact.
Over baking during the pre-bake stage often resulted in severe undercutting. Flowever, low 
post bake temperature also resulted in incomplete developing and metallic layers often did 
not adhere to the substrates. The resulting effects of inadequate development vs. a fully 
developed FET structure are shown in Fig. 4.15.
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Figure 4.15 Scanning electron microscope images fo r  FET structures with a) insufficient and b) sufficient
post baking temperature.
As seen in Fig. 4.15a, the deposited metal layers are lifted-off because the metal layers stick 
to undeveloped resist layers leading to defects in the IDE structures during the lift-off stage. 
In Fig. 4.15b, electrodes adhere to the substrates as a result of fine tuning of the lithographic 
process. After photoresist developing, metal layers were sputtered over the entire substrate 
including the developed regions. It was found that for gold, aluminium, silver electrodes, 
adhesion layers were required. In this case metals like Cr, Ni and Ti (~ 1.3nm to 3nm) were 
used as adhesion layers. The lift-off stage was performed by immersion in acetone (Fig. 
4.1 If). Acetone dissolved the SI 805 resist and in the process, it also lifted off metal layers in 
the regions that were not exposed with UV. The PMGI-SF6 resist is not affected by acetone. 
This is because PMGI-SF6 resist is insoluble acetone. A gentle agitation in a sonic bath was 
also used to accelerate the lift-off process. Excessive agitation of the substrates in the sonic 
bath often destroyed FET structures as a result of the MPGI-SF6 breaking apart and in turn, 
removing the NWs from the channel areas. In the most extreme of cases, metal electrodes
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were observed to peel away from the NWs. Examples of such a cases are shown in Fig. 4.16. 
Controlling the thickness of the metal electrodes to match the average diameter of the NWs, 
inspecting the FET structures under an optical microscope every so often eliminated the 
undesirable effects shown in Fig. 4.16a. Successful lift-off results in NWs encapsulated in 
PMGI-SF6 in the channel and bridging electrode structures at the same time (Fig. 4.17).
It was sometimes necessary to remove the encapsulating PMGI-SF6 layer from the channel if 
the NWs in the channel were to be passivated with self assemble monolayers (SAMs) or 
when the NW FETs were fabricated on glass and PEN substrate. The PMGI-SF6 resist was 
removed by UV flood exposure of the substrates for up to 60 seconds and developing again in 
the MF319 resist developer. [8]
Metal electrode
Broken NW 
in the
channel due 
to excessive 
agitation
oiindmg
Metal electrode eNWs
^ ■Delaminated 
metal
Metal electrode electrode
Metal electrode
1CW2006 HV spot Mag Dot WD
Delaminated metal 
electrode surrounding 
‘MS the NWs
100/2008 HV Spot Mag Oet WD
Figure 4.16 Scanning electron microscope images o fN W  FETs with a-b) broken NWs in the channel, c-d) 
broken N W  and the delamination o f  metal electrodes from  the NWs following excessive agitation in the sonic
bath.
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Electrode
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Figure 4.17 Scanning electron microscope image o f  a N W  FET encapsulated in a PMGI-SF6 resist in the
FET channel.
Substrates were baked on a hotplate in a Ni filled glovebox for around 100°C to 200°C for up 
to 2 hours. This baking step effectively desorbs residual solvents and water molecules from 
the substrates. The final device structure typically appeared as shown in Fig. 4.18.
Figure 4.18 Scanning electron microscope images o f  typical N W  FETs showing several NWs bridging device
source and drain electrodes on a S iO /S i substrate.
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4.5 Surface passivation of the FET channel using self assembly 
monolayers
The large surface area of NWs means that they can be sensitive to the adsorption of polar 
molecules. The undesirable effects of adsorbed polar species in the NW FETs can result in: 
hysteresis, excessive leakage currents in the off-state and weak gate-channel modulation. [9, 
10] Shown in Fig. 4.19 are the different forms of moisture present on the SiOi surface. For 
example, a shows the case where the hydrogen is bound to an isolated silanol of H2O 
coupling, p refers to the case where the hydrogen is bound to two silanols, yi and y2  shows 
the chemical bonding when two silanol groups are hydrogen bonded together. Efforts to 
desorb moisture by annealing at 500°C in high vacuum (>10'^ Pa) have been found to be 
ineffective.[l] Moreover, this high temperature annealing step was impractical for the NW 
FETs which we discuss in this thesis.
a P Yi V2
oil oil<
0^1'" 0
oil oil
Figure 4.19 The different form s o f  moisture that can exist on Si02 substrates. [11J
An alternative approach was to functionalise the NWs in the FET channel with SAMs. These 
can adequately render both the NWs and the SiOi substrate surfaces hydrophobic. In this 
work Octadecyltrichlorosilane (OTS), 3-aminopropyltriethoxysilane (APTES) and n- 
octadecylphosphonic acid (ODPA) were used to passivate the NWs and the SiOi dielectric in 
some of the NW FETs which we discuss in this thesis. [12] The chemical structures for the 
various SAMs are shown in Fig. 4.20.
Cl,Cl
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O '
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Figure 4.20 a) OTS, b) APTES, and c) ODPA SAM  molecular structure.
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SAM deposition process
For the SAM treatment, substrates were first O2 plasma treated (lOOW for up to 5 minutes) to 
promote 0-H  groups on the substrate surfaces. Depending on the type of SAM being used, 
devices were immersed in freshly prepared SAM solutions for up to 2 hours. Table 4.1 shows 
the process parameters we have adopted. After the process was carried out, SAM passivated 
NW FETs were dried under a flow of N2 gas and electrically characterised.
Solvent mixture Solution
concentration
Process temperature 
(°C)
Process time 
(minutes)
OTS Anhydrous Toluene 100:1 (v:v) 60-70 Up to 20
APTES Anhydrous Toluene 100:1 (v:v) 60-70 Up to 20
ODPA Anhydrous
Tetrahydrofuran
O.Smg in 20ml o f  
solvent mix
Room temperature Up to 120
Table 4.1 SAM  passivation procedure used in this work.
4.6 Fabrication of nanowire transistors on glass and plastic substrates
Whilst the photolithographic process previously described was sufficient for the fabrication 
of NW FETs on Si02/Si substrates, extra steps were required to define the gate insulator and 
electrodes for the NW FETs that were fabricated on glass and PEN substrates. In this case, 
we employed two different types of organic gate dielectrics. The gate electrodes were defined 
by evaporating ~60nm Au strips which overlapped the IDE channel.
Organic dielectrics
The first dielectric was a solution processable fluoropolymer and the second was a vapour- 
phase deposited parylene N. The chemical structures for the two organic dielectrics are 
shown in Fig. 4.21, and their basic properties are also provided in Table 4.2
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Figure 4.21 Chemical structures fo r  a) fluoropolymer and b) parylene N .[1 3 ,14]
The fluoropolymer (Asahi Glass Co., Ltd) [13] was an amorphous material and exhibited 
excellent chemical, thermal and electrical and properties. It was highly transparent in the 
visible part of the electromagnetic spectrum. The fluoropolymer had good solubility in a
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fluorinated solvent and this allowed simple deposition process by spin coating at room 
temperature in ambient conditions.
Parylene N [14] exhibited extremely low dissipation factor, high dielectric strength and 
relatively low dielectric constant (-2.6) invariant with frequency. The deposition of parylene 
N was carried out in a custom built deposition apparatus. Deposited parylene N films were 
pinhole free because parylene N monomer fills small crevices on substrate surfaces.[14] 
Unlike the solution deposited fluoropolymer, parylene N formed continuous films that can be 
as thin as a few nanometers to as thick as several millimetres.[14]
Forming fluoropolymer gate insulator films
The fluoropolymer used in this work was 9% formulations in a fluorinated solvent (CT- 
solvl90). Following source-drain metallization, substrates were loaded into a spin-coater 
where a small amount fluoropolymer was dispensed onto the substrates. The spin-coater was 
programmed to spin in two stages. Stage 1 was programmed to run for 5 seconds at 500rpm. 
Stage 2 followed immediately afterwards at 2000rpm for 60 seconds. Following the spin 
coating of the fluoropolymer, substrates were baked on a hotplate in a clean room 
environment at ~100°C for up to 10 minutes. The baking was essential as it allowed the 
fluoropolymer solvent to evaporate.
Properties Fluoropolymer Parylene N
Dielectric constant 2.1 2.7
Transmittance (%) 95 95
Refractive index 1.3 1.7
Melting point 
fC )
400 420
Oxygen permeability over 24 hrs 
(cm^/cm^s Pa)
3 . 2 x 1 0 " 1 . 5 x 1 0 "
Moisture absorptivity over 24hrs 
(cm^/cm^s Pa)
1.1 X 1 0 " -
Water absorptivity in % over 
24hrs
<0.01 <0.01
Table 4.2 Basic properties offluoropolym er and parylene N  dielectrics used in this work. [13 ,1 4 ]  
Deposition of parylene N films
Parylene N films were deposited in low vacuum (typically O.ltorr). At such vacuum 
pressures, the mean free path of the parylene N dimer vapour is on the order of 0.1cm. A 
photograph of the parylene N deposition kit is shown in Fig. 4.22. During deposition, all 
sides of samples were uniformly coated by the impinging parylene N monomer and for this 
reason parylene N films were conformai.[14] A schematic of the parylene N deposition 
process is shown in Fig. 4.23.
105
liquuIN,
lo  q u a r t /
To cold trap 
and xacuiim'^ 
pump
^  : C o l d  t r a p  |
;lU ;3
j |  V a c u u m
p u m p  ^Ê\JI^ ,mimmmmmmi^ SSÊ[kÊ^^^^ÊÊÊÊÊIÊÊÊÊÊ
Figure 4.22 Annotation o f  the actual parylene N  deposition system
The system was built in-house and consisted of a 150cm long quartz tube, capped at one end 
and measured ~3.4cm/3.8cm inner/outer diameter, respectively. The tube was suspended on 
ceramic rings inserted in the pyrolisis oven. The vaporising oven and the pyrolysis oven were 
in close contact. This maintained good temperature gradient during deposition. The cold trap 
was filled with liquid Ni during deposition sessions. This ensured that escaping parylene N 
monomers were trapped on the cold surface of the N] vessel and not inside the vacuum pump. 
The parylene N deposition process was initiated by first loading parylene N dimer powder 
into an alumina boat in the vaporisation part of the quartz tube. This was followed by loading 
the substrates into the polymerisation part of the quartz tube and ensuring that the substrates 
were at least 15cm away from the edge of pyrolysis part of the quartz tube. The vacuum 
pump was switched on and the pressure was monitored via a thermalcouple pressure gauge. 
When the chamber pressure reached -lO'^^mbar, the pyrolysis oven was switched on and set 
to ~700°C. The vaporisation oven was then switched on and set to reach between 150°C- 
200°C. After the pyrolysis oven had reached the set temperature, a drop in the chamber 
pressure was usually an indicator that the process had begun. A valve located on the chamber 
side (near the cold trap) was adjusted to maintain a chamber pressure of -lO'^mbar. The 
deposition was usually left to run until the parylene N dimer powder had completely 
evaporated.
The factors that influenced parylene N film thicknesses were: (1) the quantity of parylene N 
dimer powder initially used; (2) vaporisation oven temperature. The vaporisation of the 
parylene N dimer powder occured at ~150°C so, too high a temperature could resulted in the 
rapid sublimation of the powder stock; (3) the base pressure inside the deposition chamber 
and (4) high deposition chamber temperature also resulted in slow deposition of the parylene 
N molecules. This was due to the fact that parylene N polymerises below 40°C and so, the 
deposition chamber had to be maintained at or below this temperature. Film thicknesses were
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confirmed by scratching narrow “trenches” on coated substrates in several places and 
measuring the film steps using an Alpha step profilometer with a stylus tip. Fig. 4.24 shows 
parylene N film thickness vs. quantity of powder stock used during deposition,
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Figure 4.23 Parylene N  deposition process stages a) evolution from  parylene N  dimer to parylene Npolym er, 
b) Apparatus schematic showing the different temperature regions.
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Figure 4.24 Typical film  thicknesses produced with different quantities o f  parylene N  dimer loaded in the
vaporisation chamber.
An image of top-gate FET (TG FET) structure before and after the deposition of parylene N 
and the Au gate electrode is shown in Fig. 4.25.
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a)
Figure 4.25 Optical micrograph o f  a typical interdigitated electrode N W  FET structure on a glass substrate.
a) Before parylene N  deposition, b) after parylene N  and the Au gate deposition. Notice the conformai 
coverage o f  parylene N  over the inhomogeneities on the substrate. These are visible in image as a contour
around the IDE in (b).
4.7 Electron beam lithography
In this work, electron beam lithography (EBL) was used to fabricate four point-probe 
structures that were based on single NWs. Fabrication of these devices was by far the most 
challenging. This was due to the inherently low throughput of EBL. The process steps are 
somewhat similar to photolithography lift-off except, EBL is maskless and an electron beam 
is used to write features instead of illumination by UV light through a photo mask. For this 
process, substrates were first patterned with alignment markers by photolithography (lift-off). 
Markers were composed of 8 pads. Each pad had arms extending into the centre leaving an 
empty island of substrate area of -200pm^ (Fig. 4.26). NW were sparsely dispersed from 
solution into the substrate where they were later imaged using a FEI Qunta 200 scanning 
electron microscope (SEM). The comers of the substrates were also imaged and this served 
as extra alignment markers during EBL. The SEM images were loaded into a CAD software 
(DesignCAD LT 2000).[15] Desired patterns were defined over a NW in the 200pm^ frame 
(Fig. 4.26d). Before the actual EBL pattemning could be done, substrates were coated with 
400nm of 7% poly methyl-methacrylate (PMMA) in anisole solvent in two steps by spin 
coating. The spin speed for both steps was ~2000rpm for 45 seconds. Samples were finally 
baked at around 180°C for 70 seconds on a hot plate. Substrates were then loaded into the 
Nova Nanolab 600 SEM system where the CAD patterns could be written using an electron 
beam. The beam current used for writing on the the paterns varied between 18nA and 40nA.
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DesignCAD 
Software patteniins
Figure 4.26 a) SEM  image o f  ptotolithographically patterned electrodes with arms extending inwards, b) 
Deposition o f  NWs and imaging by scanning electron microscope which will later be used as a template fo r  
writing the electrode patterns using CAD software, c) Corners o f  the substrates are imaged as extra markers, 
d) An example o f  the fou r point-probe patterning fo r  a single N W  in a CAD program.
The exact current used for writing was determined by calibrating the system. At higher beam 
currents, better imaging capabilities could be achieved at the expense of poor writing 
resolution due to increased electron diffusion. The source voltage available on the Nova 
Nanolab also varied from a few hundred eV up to 30keV. The NPGS software provided a set 
of starting conditions based on the features being patterned. Exposed substrates were 
developed in a solution containing IPA and MIBK at 3:1 (v/v) ratio. The developing times 
varied between 30 and 60 seconds, depending on the feature size of the pattern. Samples were 
later rinsed in IPA to neutralise the developer and then dried under a constant flow of N] gas 
followed by hard baking at —50°C for — 90 seconds. Finally, ~150nm metal layers were 
deposited by DC magnetron sputtering (JLS MPS 500 sputter system) and lift-off in acetone 
was performed to complete the devices. Typical four point-probe NW test structure fabricated
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using EBL is shown in Fig. 4.27. Provided NWs were isolated from other NWs, the 
orientation of the NWs in the writing frame was not critical since CAD patterns could be 
written to accommodate for this.
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Figure 4.27 SEM  images showing examples o f  the single N W  devices with fo u r patterned metal contacts.
4.8 Device characterisation
A number of electrical measurements have been conducted on the fabricated devices at the 
University of Surrey to assess the performance of the devices. The measurement setup 
consisted of: (1) a home built probe stage containing up to 5 microprobes (Karl Zuss); (2) an 
Agilent 4142B modular three-channel DC source/monitor; (3) a Keithley 4200 series 
semiconductor characterization systems; (4) a Linkam heating stage, equipped with a 
temperature controller. The Agilent 4142b offered DC measurement equipped with high 
sensitivity for extracting device transfer and output scans. This consisted of three source 
measuring unit (SMU) plus one additional ground (GND) unit. Each SMU can “Force” or 
“Sense” up to ±100V or ± 100mA. The maximum compliance current for this system was 2 
watts. Each SMU could also function as: (1) a constant voltage source (V source) and 
monitor current and (2) a eonstant current source (I source) and monitor voltage.
The Agilent was controlled by a custom-written LabView programme on an automotive 
Lab View platform for the measurements of the NW FET transfer and output scans. This 
system was used to rapidly extract device transfer and output scans. The Keithley 4200 
analyser was a stand alone system which offered complete characterisation by combining 
measurement sensitivity and accuracy on an interactive windows environment operating 
system. The main features used on this system are listed below.
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Precision DC current voltage characteristics. In addition to this, it was equipped 
with 6 SMUs which permitted 4 point-probe measurements on single NW 
systems.
Frequency capacitance-voltage measuring module with a frequency range between 
1 kHz and 10 MHz with sensitivity in the range of fF to pF.
Pulse transient testing capabilities in the current-time domain thus permiting 
dynamic characterisation of transient behaviour in NW FETs.
The measurement setup on the Agilent and the Keithley instruments can be represented by 
the diagram shown in Fig. 4.28. In this figure, the SMUs in black (SMU 1-3) were normally 
used for extracting the transfer and output scans. In the situation of measuring the intrinsic 
properties of individual NWs as in the case of a gated four point-probe measurement, two 
additional SMUs (SMU4-5) were necessary. Such measurements could only be performed on 
the Keithley because the Agilient was equipped with only 3 SMUs.
_ O U T
¥
Figure 4.28 M easurement setup on the Agilent 4142b and the Keithley 4200 series semiconductor
characterisation systems.
Electrical characterisation of parylene N films
To establish if the parylene N films can be used as gate dielectrics for the NW FETs, parylene 
N capacitors were assembled. These capacitors consisted of two parallel metal electrodes 
separated by thin parylene N films. The capacitors were fabricated as follows: (1) 40-60nm 
thick Au strips (1000pm wide) were thermally evaporated onto clean glass substrates; (2) 
parylene N films of various thicknesses were deposited to cover the Au strips; (3) a second 
Au stripe was then thermally evaporated perpendicular to the first Au strip. Fig. 4.29 shows a 
typical capacitor structure that was fabricated in this work. The overlapping area was ~lmm^ 
and serves as parallel plates and electrical contacts for the capacitors, respectively.
I l l
Bottom 
Au strip
Capacitor
Paiylene 
N film
Top Au, 
strip
Figure 4.29 a) Optical image o f  typical parylene N  capacitors. Note that the capacitor is form ed at the overlap
between the two Au strips.
DC Breakdown voltage characteristics of parylene N capacitors
The requirements for any dielectric acting as the gate insulator in a field-effect transistor are: 
(1) to impede current flow from the gate into either the source or the drain electrodes; (2) 
durability with continuous use; (3) to withstand several fabrication processes and a range of 
temperatures. So it was necessary to investigate the electrical robustness of the parylene N 
films. A schematic of the setup is shown in Fig. 4.30.
Voltage bias from -lOOV to lOOV
60nm evaporated 
Au film
lOOOum
Parylene N 
film
Figure 4.30 Schematic o f  the setup fo r  electrical breakdown ofSOOnm thick parylene N  capacitors. A voltage 
bias ranging from  -lOOV to +100V was applied across the two terminals o f  the capacitor.
The setup in this experiment was simple and required grounding one of the two terminals of 
the capacitor and sweeping the voltage on the second terminal until electrical breakdown 
occurred through the parylene N films. The voltage at which current flowed determined the 
voltage tolerance of a given parylene N film. We investigated various capacitors with 
different parylene N film thicknesses and established that 300nm thick films were the 
optimum thicknesses that could be used in the NW FETs. Fig. 4.31 shows a set of current 
density-voltage characteristics for three separate capacitors with 300nm (±50nm) thick 
parylene N films. The 300nm thick parylene N films offer negligible leakage current between 
-80V and +80V and breakdown voltage magnitude was estimated to be approximately 85V. 
So, for this reason, such films were used as gate dielectrics.
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Figure 4.31 Current density- voltage scans fo r  3 separate parylene N  capacitors. The gate voltage was
scanned from  -lOOV to +100V.
T emperature-dependent measurements
Dynamic temperature characteristics of NW FETs were conducted using a Linkam heating 
stage equipped with a temperature controller. The actual temperature on substrates surfaces 
were compared to the set temperatures. A graph showing the measured temperatures 
(Tjvieasured) VS. the temperature reading on the Linkam stage temperature controller monitor 
(Tjvionitor) is shown in Fig. 4.32. The data in the figure was generated by calibrating the 
system with a plain blank glass substrate on the heating stage. The glass substrate had 
soldered digital thermometer leads on one side to allow temperature measurements to be 
taken. For reliability purposes, temperature readings were always taken 30 minutes after the 
set temperature was reached.
300^ 
P  250-
m 2 0 0 -
I  150-
T3(Ü
3  1 0 0 -
50 100 150 200 250 300
Temperature controller reading (°C)
Figure 4.32 M easured temperatures on the Linkam heating stage vs. temperature reading on the temperature
controller.
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Transient electrical measurements
The transient measurements were performed on some NW FETs in order to understand 
hysteresis phenomena during forward and reverse sweep of the gate, at a fix drain voltages. 
For this measurement, the drain voltage (Vd) was biased (statically). The polarity of Vd was 
usually set positive if the NW FET operated as M-type accumulation, and negative if the 
device operated as p-type accumulation. After some elapsed time (-0.5seconds), the gate was 
pulsed at Vq = OV for just over 70s and then stepped up to another gate voltage value (Vq i=- 
0). During this sequence, the drain current was monitored. As an example, Fig. 4.33 shows 
the transient plot of the source current (Is) vs. time (s) in response to a pulse of Vq from OV to 
-40V for a NW FET. From the transient plot, it is possible to obtain a decay eonstant (t) by 
fitting an exponential/multi-exponential decay equation to the transient of the current using 
the relation [4, 16, 17]:
/( t)  = l^e W 
and
4.2
— = —+ —+ ^ — Tt Ti Xi 4.3
where 1 is the current at time t, 1q is the initial current and tt is the total decay constant for 
multiple decay processes with time constants xi, xi, X(n-i).
6x10'^
— Source current
— Gate voltage5x10'^-<
I 4x10’’ - --10
30<D
102
3x10’’ - --20
2x10’’ -
--30
1x10’’ -
--40
-50
0 40 80 120 160 200
O
g
<o
%
<
Time (s)
Figure 4.33Transient current measurements on a p-type N W  FET when the gate voltage was stepped from
OV to -40 V, at Vd -  -3 V.
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Data smoothing
Measurement data was obtained in a .txt format and analysed using an ‘Origin package’ 
(version 8).[18] In some cases, the measured data was smoothed using the Savitzky-Glory 
method in the Origin package with 5 data point window and a first order polynomial fit. The 
Savitzky-Glory option eliminated noise in the measured data but retained the shape of the 
measured curves with little deviation from the original data. For clarity, an example of the 
smoothing capabilities typically achieved with the Savitzky-Glory superimposed on the 
original measured data is shown in Fig. 4.34.
-25n-
§ -50n-  Original
— — Smoothed
-75n -
-100n
-15 -12 ■9 •6 ■3 0 3
Gate voltage (V)
Figure 4.34 Smoothing capabilities that can be achieved with the Origin Savitzky-Glory option. The original 
(raw data) contains significant noise levels. The smoothing option removes sujficient amount o f  the noise 
peaks but retains the current levels and saturation voltages o f  the scans.
Transfer and output scans
Fig. 4.35 shows some typical transfer and output scans for the fabricated NW FETs. In the 
figures, two types of transfer and output characteristics are shown for a ^ -channel in blue and 
an /7-channel in black.
The transfer scans for the devices were obtained by grounding the source terminal (V s =  OV), 
assigning a voltage to the drain (Vd # OV) and sweeping the gate voltage between two known 
values. The magnitude of the drain voltage was incremented after a full gate scan if multiple 
transfers were required. The output scans were obtained by grounding the source terminal (V s  
=  OV), assigning a voltage bias to the gate and sweeping the drain between two known 
voltages. The magnitude of the gate voltage was incremented after a full drain scan if 
multiple outputs scans were required at different gate voltages. The direction of the gate 
sweep is essentially determined by the transport type of NWs in the FET channel. The
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voltages were always swept from positive to negative for />-channel transistors. Conversely, 
the voltages were swept from negative to positive if an ^-channel transistor were measured.
a) Transfer plots
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Figure 4.35 Typical transistor characteristics showing a p-type and n-type accumulation.
4.9 Exemplary device
With the aid of the transfer and output scans for a ZnO NW FET in Fig. 4.36, typical device 
metrics which were used to assess the NW FET performance can be examined. The present 
device was fabricated on a SiOi/Si (230nm SiOi) substrate in bottom-gate configuration. 
Characterised by an increase in drain current ( I d )  with a positive gate voltage ( V g ) ,  the device 
operated as an «-channel. The nanowire coverage in this device was determined to be three 
ZnO NWs. The transfer scans were obtained at Vo = 4V and 6V and V q were swept from - 
lOV to +20V. The output scans for the device was obtained at Vg = OV to 20V (in +5V steps) 
and Vd were swept from OV to +20V.
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Figure 4.36 Electrical characteristics fo r  an n-channel ZnO N W  FET. a) Transfer p lo t in logio Id scale (left) 
and linear scale (right) V5. V q .  b) Output scans fo r  the same device measured from  V q  = OV to 20V  (in 5V
steps), and Vd swept from  OV to 20V.
4.9.1 Extraction of key device parameters
Assessment of transistor performance was determined by extracting the following 
parameters: threshold voltage (Vt); turn-on voltage (Vo); current on/off ratio; subthreshold 
swing (s-s); transconductance (gm); field effect mobility (p) and the apparent channel 
conductance (go).
Threshold voltage
The threshold voltage (Vt) was obtained by fitting a straight line from the linear part of Id vs. 
Vg plot (in Fig. 4.36a, right) and finding the x-axis intercept.[19] Note that two Vt values 
exist for this device (Vt_i and Vt_i ) upon a forward and reverse sweep of the gate. This is due
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to the filling/emptying of surface state at the insulator-NW interface with applied gate 
voltage. This effect will be discussed in Chapters 5, and 7.[19] For the present device, V t j  
and V t _2 were extrapolated to be 1.6V and 2.3V respectively. The shift in V t  from V t _ i  to 
Vt_2 is commonly referred to as ''hysteresis'\[20, 21] The rate of filling/emptying the 
interface states can be studied by examining the transient behaviour of Id using the procedure 
described in Section 4.8.
Turn-on voltage
The tum-on voltage (Vo) represents the value of gate voltage at which the onset of charge 
accumulation occurs in the channel. Here, Vo has shifted by 0.4V whilst the subthreshold 
swing (s-s =AVG/AlogiolD) remained constant. This suggest that the trapping/detrapping 
mechanism in the channel exhibits a time relaxation behaviour that is beyond the gate sweep 
rate.[22] Vo can be regarded as the voltage required to establish flat band conditions and 
begin filling localised states below the threshold voltage.[19] Between Vo and V t , the NW 
surface is in weak accumulation and the corresponding current is referred to as the 
subthreshold current. Vo always occurs before V t and low values of Vo-Vt for a NW FET 
suggest good gate-channel response. This effect determines the subthreshold swing (s-s).
Extraction of the subthreshold swing
The parameter used to quantify how sharply, the transistor can be turned on or off by the gate 
is called the subthreshold swing (s-s), defined as the gate voltage needed to increase the 
current in the subthreshold region by one order of magnitude.[19] The value of s-s in the 
forward and reverse sweep of the gate in the present device (Fig. 4.36a) is ~0.53V/dec and
0.6V/dec respectively. Considering the nature of the device architecture in which the source 
and drain electrodes overlap the common gate as well as possible effects of interface states 
(Chapter 3, Eq. 3.42), s-s is quite steep.[19]
Extraction of the transconductance
The transconductance ( g m )  is a parameter of great interest. It is a measure of the change in 
the drain current caused by a change in the gate voltage and extracted by differentiating the 
drain current with respect to the gate voltage (see Chapter 3, Eq. 3.33 in the linear 
regime). [19, 23] gm can be influenced by: (1) the dielectric constant of the insulator; (2) the 
thickness of the insulator and (3) the NW doping concentration. A plot of gm (= ôId/^Vg) vs. 
Vg for the same ZnO NW device is shown in Fig. 4.37. The region of interest in this data is 
the peak gm (indicated by the arrows) as it is used to calculate the peak mobility of NW FETs.
118
500n
 ~0.28hS (Vj,= 4V)
 ~0,44uS (V„ = 6V)400n-
300n-
O)
200n-
lOOn-
-10 ■5 0 5 10 15 20
Gate voltage (V)
Figure 4.37 d lj/dV c vs. V oplotfor the ZnO N W  FET.
Extraction of the field-effect mobility
In a standard FET, the field-effect mobility (|li) in the linear regime can be obtained by 
rearranging Eq. 3.33 (Chapter 3) to yield:
11 =  g m
W V o C i 4.4
where Ci is the capacitance per unit area and can be calculated using Eq. 3.17. Table 4.3 
shows the various dielectrics, their thicknesses, their dielectric constants and their calculated 
capacitance values.[23]
Insulator Thickness (nm) Relative permittivity (Si) Capacitance (nF/cm^)
&O2 230 3.9 15
Parylene N 250 (±50) 2.6 7.7 (±1.8)
Fluoropoiymer 1000(±120) 2.1 1.9 (±0.2)
Table 4.3 Key Information on the different dielectrics used in this work.
From Eq. 4.4, p for the NW FET gives “effective device mobility” (peff) since the device is 
not composed of a thin-film of semiconducting material in the channel but contains only 3 
nanowires, peff in the present NW FET was calculated to be 0.03cm^/V-s (at Vd = 6V) if we 
take: (1) the channel width as W = 800pm, the total overlap of the interdigitated electrode 
structure; (2) the channel length as L = 5pm for the present structure and (3) the capacitance
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to be Ci — 15nF/cm (S 1O 2 ~230nm thick). Here W  is an over estimated representation of the 
actual device width.
Extraction of field-effect mobility based on NW coverage
An alternative approach to calculating the mobility is to consider the NW density as the FET 
channel width. With this approach, the NW FET width is obtained by multiplying the average 
NW diameter by the number of NWs in the channel, Eq. 4.5.
W  = N X  4.5
where N is the number of NWs, d^w is the average NW diameter (approximately 1 lOnm for 
ZnO NWs). p can be evaluated using Eq. 4.4. If we take W to be BBOnm (B NWs multiplied 
by the average diameter) and L = 5 pm. p is then evaluated to be -74 cm^/V-s. However, this 
mobility value is soverestimated because it does not account for the electrostatic fringing that 
will occur in the NW FET channel. The electrostatic fringing will lead to much larger 
coupling area. So, a more accurate NW nanowire channel treatment is needed.
Mobility calculation based on tbe cylinder-on-plate model
The final approach is perhaps the most accurate one. It treats the NWs in the channel as N 
cylinder on-infinite plate capacitors, connected in parallel. As discussed in Chapter B (Section
B.B), the electrostatic fringing is taken into account in the calculation of the capacitance 
( C n w )  using Eq. B.B7.
Using the cylinder on-plate model (Eq. B.B7) and the following parameters: (1) L = 5pm; (2) 
average NW radius rNw = 55nm (with lower and upper bound NW radius of B5nm and 75nm 
respectively) and (B) SiOi gate insulator thickness d = 2B0nm. The coupling capacitance for 
the three ZnO NWs was estimated to be ~1.4fF (with lower and upper bound capacitance 
values of l.BfF and 1.7fF respectively). From the calculated capacitance values, the field 
effect mobility can be obtained by rearranging Eq. B.B4 (Chapter B) to give:
Fivw -  9m'X xCnw)
where gm is the peak transconductance, L (= 5 pm) is the channel length, Vd (= 6V) is the 
drain voltage, N is the number of NWs in the channel and Cnw is the NW-gate coupling 
capacitance for a single NW. The NW FET mobility pnw was calculated to be -IBcm^W-s 
(with upper and lower bound values of -14cm W -s and -llcm ^W -s respectively). Note that 
the calculated mobility values using this approach can be more than 400 times larger than the
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effective mobility (peff = 0.03 cm^W-s) previously calculated. This is because peff was 
obtained from two inaccurate assumptions. The first inaccurate assumption was using the 
interdigitated electrode overlap as the channel width. The second inaccurate assumption was 
approximating the coupling capacitance C, using the parallel plate model and neglecting the 
fringing effects of the electric field (due to the gate voltage) between the NWs and the gate. 
The calculated mobility value obtained with the cylinder-on-plate model is however lower 
than that obtained when the NW coverage was treated as the channel width (~330nm for the 
exemplary device). However, treating the NW coverage as the channel width severely 
underestimates the gate-channel coupling area, and thus leads to lower capacitance and an 
overestimated mobility.
In this thesis, we have used the cylinder on pate model to estimate the gate capacitance for 
the calculation of the field-effect mobility in the fabricated NW FETs.
Analysis of the measured output scans
From the general shape of the measured output scans in Fig. 4.36b, the channel conductance 
(go) is characterised by the gradient of the linear ( V d  < V s a t )  region of the scans. gD is an 
important device parameter which defines the output impedance (Zq) of a transistor by the 
relationship:
4.7
For a high performance device operating in saturation ( V d  »  V s a t ) ,  go should be as small as 
possible (Chapter 3, Eq. 3.44), preferably zero.[23] The output conductance is influenced by 
the doping density in the semiconducting material as well as contact resistance.[19, 23]
Saturation mobility extraction
The dashed lines in the output scans shown in Fig. 4.36b mark the borderlines between the 
linear and saturation regimes for the exemplary NW FET. The saturation current has a 
quadratic dependence and can be described using Eq. 3.34. The saturation regime is reached 
when the accumulated charge concentration near the drain end of the conducting channel is 
“pinched-off\[19, 23] This occurs at V d  = V g  -  V t  in which further increase in V d  ( » V s a t )  
simply causes a lateral expansion of the pinch-off region towards the source end thus 
maintains a constant current in the channel.[23] The conductance in saturation (gosAr) is 
obtained from the differential of Eq. 3.35.[23] We have extracted the effective saturation 
mobility for the exemplary device in Fig. 4.38. Note that here, psAT was obtained by treating
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the channel width as the interdigitated electrode overlap and not the cylinders-on-plate 
model.
500n 0.10
at saturation 
saturation mobility -0.08400n-
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Figure 4.38 A p lot o f  the channel conductance left (black) and the effective saturation mobility fo r  the 
exemplary device, go (= dIsAi/dVosAT) was extracted from  the p lo t o f  Io-Vd in Fig. 4.36b. The saturation
mobility (p s a t )  was calculated using Eq. 3.35
4.10 Four point probe measurements
Four point probe (4-pp) measurements is a useful measurement technique for determining 
key FET properties such as: s/d contact resistance (Rc); specific contact resistance (pc), the 
intrinsic resistance of the NWs (Rnw) and the resistivity (ps) of the NWs. Exact channel 
length can be extracted from the SEM image of the single NW four point probe test structures 
as demonstrated in Fig. 4.39. Rc, pc and Rnw may be extracted under the following 
conditions:
• The electrode separations Ll = L2 = L3
• The NW is assumed to be uniform, with a known diameter d
• The contact profiles of probes 1 and 4 are assumed to be identical.
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Figure 4.39 SEM  image o f  a typical fo u r poin t probe N W  test structure. R c are contact resistance at 
electrodes 1 and 4, R is the resistance o f  the N W  o f  length L2.
The resistivity of a NW can be obtained using the 4-pp test structure if a current I i is sourced 
between the two outer electrodes (1 and 4) whilst the voltage drop (V2 3) across two inner 
electrodes is monitored. To avoid large errors, the input impedance of the inner electrodes (2 
and 3) must be much higher than the resistance of the NW segment L2. The resistivity of the 
NW segment L2 can be expressed as [24, 25]:
4.8
where ps is the NW resistivity, V2 3 is the voltage drop across the NW segment L2, and I_i is 
the magnitude to the current flowing from electrode 1 to 4. The total resistance R t equals the 
sum of the voltage drop at two outer electrodes (which are assumed to be identical) and the 
voltage drop across the total length of the NW (Ll + L2 + L3) divided by I j .  The expression 
for R t is given by [25]:
Rj- — 2R(j T  - ^ ^ ( L l  +  L2  +  L 3 ) 4 . 9
where R j is the total resistance of the test structure, 2Rc is the contact resistance associated 
with electrodes 1 and 4. The second term in Eq. 4.9 is the total resistance of the NW of length 
(Ll +L2 + L3).
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If the current flowing through the NW occurs over the entire contact area and not at the 
contact peripherals and that the potential drop along the length of the NW is not altered by 
the presence of the two middle electrodes (contacts 2 and 3), the specific contact resistance 
pc can be obtained using the relationship [24, 26]:
y  = -Rc 4.10
where A is the active area of the contact. Note that pc is an area-independent parameter that 
can be used to compare contacts of different geometries, expressed in flcm^.
Ps strongly depends on the doping level of the NW.[27] Unreliability in the extraction of 
intrinsic properties of NWs using the 4-pp technique arises if: (1) Rc is complicated by 
potential barriers at the contacts and (2) highly resistive NW under zero gate voltage.
4.11 Summary
This chapter has been dedicated to describing key aspects related to the fabrication and 
characterisation of nano wire array FETs including top-gate and bottom-gate structures. The 
presently described technology is highly compatible with low temperature, printable 
electronics even though we have used traditional photolithographic steps to define the source 
and drain contacts.
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5.0 Silicon nanowire-array field-effect transistor 
optimisation
5.1 Introduction
Traditional transistor Technology relies on the ability to form ohmic s/d contacts by ion 
implantation of dopants species such as phosphorus (for «-channel) and boron (for p- 
channel). This is usually followed by high temperature annealing (typically >250°C) step to 
electrically activate the dopant species thus creating contacts with low resistance.[l, 2] Ion 
implantation at the contact regions of FETs where the channel material is composed entirely 
of array of semiconducting NWs such as Si NWs will be impractical in solution based 
assembly techniques of fabricating NW FETs. This is because extra fabrication steps will be 
required to mask regions that are not intended to be doped.[3] Moreover, the statistics of ion 
implanting dopants into small diameter NWs is still an issue because precise incorporation of 
dopant species into NWs cannot be controlled. [4, 5] As such, metal contacts deposited 
directly onto NWs serve as the s/d contacts. In the context of NW doping, Greytak et al [6] 
demonstrated in-situ axial doping of Ge NWs using a nanocluster-mediated vapour-liquid- 
solid (VLS) growth method. The authors first grew Ge NWs via VLS and a separate chemical 
vapour deposition (CVD) step was then used to surface-dope the NWs in-situ using either 
diborane or phoshpine for p- and «-type transport, respectively. A final CVD steps was also 
used to epitaxially grow a second intrinsic Ge shell around their NWs. This method also 
doped the entire length of NWs and thus led to parasitic source-drain leakage currents in the 
off-state for the transistors which the authors demonstrated. Moreover, this in-situ doping is 
incompatible with SEES grown Si NWs which we study in this thesis.
A realistic approach is to define the s/d contacts by direct metal formation, followed by a 
high temperature (>400°C) rapid thermal annealing step to form conducting silicides which 
can produce reliable ohmic contacts.[7] However, the temperatures needed to form sicilides 
strongly depend on the type of metal-NW system. Nonetheless, many authors including 
Zaremba et al [8] and Cui et al [7] have adopted this approach to form low energetic contact 
barriers in Si NW FETs. But this approach is not practical for low cost, low temperature 
fabrication of NW FETs. Alternatively, metals with suitable work functions that can ensure 
low energetic barriers in NW FETs can be used. However, this is only effective if the metal 
layers are deposited onto clean NW surfaces.[1] From Chapter 2, we know that the SFLS
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grown Si NWs contain surface layers that can be up to 20nm thick. The existence of such 
layers (if insulating) ultimately implies that making near-ohmic contacts to the Si NW core is 
not realistic, even when metals with the appropriate work functions are used to match the 
energy levels of the Si NWs. The surface layers can also contribute to charge trapping at the 
insulator-NW interface and lead to: (1) threshold voltage shifts during transistor operation 
and (2) carrier scattering in the NW FET channel.
5.2 Reminder of the organosilane shells on the Si NWs
As already discussed in Chapter 2, the Si NWs were synthesized by decomposition of 
monophenylsilane (MPS) using gold nanocrystals (Au-NCs), in supercritical toluene at 490°C 
via supercritical fluid-liquid solid (SFLS) synthesis reaction.[9] We confirmed the existence 
of amorphous coatings with thicknesses that varied considerably. As an example, we show 
typical TEM images of the Si NW morphology, as-received from industrial collaborators in 
Fig. 5.1.
Regularity in diffraction pattern 
indicating a crystalline Si core
-4iun
Carbon gnd 
TEMmendmae
~12nm
Figure 5.1 TEM images obtained at the University o f  Surrey, a) HRTEM  image clearly showing electron 
diffraction patterns fo r  crystalline Si [100] N W  core, surrounded by amorphous organic layers approximately 
4nm thick, b) Low resolution TEM images o f  three individual Si NWs from  the sam e batch on a TEM grid. 
The shells in N W  1 and 2 are uniform and consistent, typically 12nm thick, whereas the shell on N W  3 is
roughly l ln m  thick on a 20nm diameter NW.
In a nutshell, from Fig. 5.1, one can ascertain that the SFLS grown Si NWs are core-shell 
nanostructures in which the crystalline Si [100] core is surrounded by thick amorphous 
surface layers, suspected to be a by-product of the SFLS synthesis method (see Chapter 2,
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Section 2.2.1). Clearly, using these Si NWs as the FET channel would make it practically 
difficult to form intimate contacts leading to inferior FET performance, due to the possibility 
of poor charge injection and also significant voltage drop at the contacts. Given the 
morphological nature of the Si NWs, it was therefore important to explore effective strategies 
that could ensure efficient operation of Si NWs FETs. This Chapter will address the problem 
of forming good contacts in solution processed, high performance Si NW FETs. The 
influence of surface states at the Si NW-SiOz interface will also be investigated. Key areas 
discussed in this chapter are: (1) Si NW FET contact treatment; (2) formation of s/d contacts 
using various metals; (3) influence of surface states at the Si NW-SiOz interface on the 
threshold/tum-on voltages in Si NW FETs and (4) influence of Si NW density in optimised 
contact area Si NW FETs
5.3 Dilute hydrochloric acid treatment of the source and drain contact 
area
In this section, we attempt to address the issue of making good contacts to the Si NWs. 
Several procedures were performed in an attempt to remove the thick amorphous surface 
layers and enable near-intimate metal-SiNW contacts. The transistors in the discussion were 
fabricated on SiOz/Si substrates, as discussed in Chapter 4. The NWs were transferred using 
either the spray-coating or the modified dip coating technique, also discussed in Chapter 4. 
The following procedures were conducted on three sets of Si NW FET samples. Sample 1 
was a reference device which underwent no contact area treatments. Sample 2 underwent a 
dilute hydrochloric acid (HF) treatment of the s/d contact regions prior to s/d contact metal 
deposition. For sample 3, the contact areas were subjected to a combination of Oz plasma 
and a dilute HF treatment prior to defining the s/d contact metal. All three samples were first 
characterised immediately after fabrication and then characterised again after annealing of the 
samples in an Nz filled glovebox at 200°C for up to Ihr. For clarity, the different sample 
treatments have been outlined in Table 5.1. Schematic of the processes are also shown in Fig. 
5.2.
Oz plasma etched 
(50W/30seconds)
Dilute HF etch 
(8%/5seconds)
Sample 1 (reference) X X
Sample 2 X V
Sample 3 V V
Table 5.1 process parameters used fo r  the fabrication o f  Samples 1, 2, and 3.
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M etallisation
Sample 2 Sample 3
Dilute HF etch
Dilute HF etch
M etallisation
Sample 1 
(reference)
M etallisation
50W  Oj plasma 
trea tm en t
A fter UV-exposu re 
and resist d ev e lo p ed
Figure 5.2 Process steps used fo r  the contact area treatment o f  Samples 1, 2 and 3.
For Sample 3, the intention was to remove the organic species with O2 plasma thus leaving 
just SiOx species which in turn can be etched in a solution of dilute HF. Following contact 
area etching procedures, gold/chromium (Au/Cr ~100nm/2nm) s/d contacts were defined 
according to procedures described in Chapter 4.
Transfer characteristics exhibited by the devices are shown in Figs. 5.3-5.5. Tables 5.2-5.3 
provide the extracted tum-on voltage (Vo), on/off ratio, subthreshold swing (s-s) and the 
transconductance ( g m )  exhibited by the devices.
Sample 1 (Reference)
lO 'S
lO 'S
lO 'S
< l o ' i
c
10 1
§ l o ' i
<u
H
3 1 0 ‘S
O
C/1 10'"  1
10''" 1
1 0 '" i
10''"
L = lOum
NW density (N) =9NW
on hotplate
as-made
[V] =-5 ,-10 ,-15  
[V] = -5,-10,-15
-60 20-40  -20  0
Gate voltage (V)
Figure 5.3 Measured transfer scans exhibited by Sample 1 before and after -200"C/1 hr treatment.
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Figure 5.4 M easured transfer scans exhibited by Sample 2 before and after ~200"C/lhrtreatment.
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Sample 3 O plasma + 8% HF etch
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NW density (N) =10NW
on hotplate
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-60 -40 -20 0
Gate voltage (V)
20
Figure 5.5 M easured transfer scans exhibited by Sample 3 before and after ~200‘'C /lhr treatment.
Before heat 
treatment
V o ( V ) On/off ratio s-s (V/dec) gm (nS)
Sample 1 -0.21 (±0.3) 5x10" 3.3 1.2
Sample 2 -3.7 (±0.6) 3x10^ 2.1 1
Sample 3 -3.5 (±0.8) 2x10" 1.6, 2.4 4
Table 5. 2 Extracted Vq, on/off ratio, s-s, and g ^ fo r the devices before 200’C/1 hr anneal (Vd =-15V).
After heat 
treatment
V o ( V ) On/off ratio s-s (V/dec) gm (nS)
Sample 1 1.9 (±0.5V) 5x10' 2.2 20
Sample 2 2.1 (±0.9) 9x10^ 2.1 238
Sample 3 6.2 (±2) 4x10^ 3.5, 5.5 1.5
Table 5. 3 Extracted Vo, on/off ratio, s-s, and g^ for the devices after 200'*C/1 hr anneal (Vd -  -15 V).
131
From this experimental data, several observations can be made. The first important 
observation refers to the Si NW FET with untreated contacts which demonstrates relatively 
good current-voltage characteristics (Fig. 5.3 and Table 5.2). This leads to the conclusion that 
the shell layers on the NWs are partially conductive and do not completely impede charge 
injection. The second important observation refers to the treatment which improves device 
performance, with up to -300 times increase in the output current, particularly for the Si NW 
FET with just HF treatment (Sample 2). More detailed discussions of the experimental results 
will now follow.
The surface layers on the NWs in the samples are expected to dissipate significant proportion 
of the drain voltage at the contacts thus the output current is expected to be limited by 
tunnelling through surface layers. This will therefore result in low on/off ratio as well as 
weak dependence of the source current (Is) with changes in Vd. This is exactly what is 
observed experimentally for Sample 1 when we compare as-made devices. Vq for Sample 3 
is comparable to that attained by Sample 2 but the on/off ratio is higher in the former device. 
O2 plasma is expected to remove the surface layers thus result in an increase in charge 
carriers injection at the contacts.[l] Sample 2 exhibited characteristics that are somewhere 
between Sample 1 and Sample 3. This may be due to the fact that the HF etch process used 
may not have completely removed the surface layers, which in turn resulted in variations in 
the tum-on voltage (±0.8V) and a change in s-s from 1.6V/dec to 2.4V/dec in the transfer 
scans for the same device with repeated Vq scans, at the different drain voltages (Table 5.2). 
This may be explained by the introduction of traps due to the O2 plasma etch process used in 
this device.
Thermal treatment of the samples at 200°C is significantly below the temperatures needed to 
form Au-Si silicides but the on-current has increased significantly for Samples 1 and 2 by as 
much as a few hundred times (Fig. 5.3 and 5.6 and Tables 5.2 and 5.3, respectively). Ion in 
Sample 3 after thermal annealing falls by an order of magnitude. The measured Vq in all 
three samples can be seen to shift to positive gate voltages. Diffusion of Au into Si NWs is 
unlikely to contribute to this shift since the eutectic temperature for Au-Si is ~370°C.[1] Yet 
it may be concluded that thermal treatment improves electrical contacts in Samples I and 2.
5.3.1 Drain bias dependence
In this section, the experimental data presented in Figs. 5.3-5.5 were analysed and the 
changes in the Ion with Vd was extracted at Vd = -5V -lOV and -I5V at Vq = -60V. During 
this experiment, it was noted that the off-currents exhibited by the device did not change
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significantly (pA) before and after the heat treatment and so, off-currents are not discussed. 
The Ion behaviour exhibited by the devices before the 200°C anneal is summarised in Fig. 5.6. 
From Fig. 5.6a, Ion for Samples 1 and 2 (as-made) does not change with increasing Vd. This 
insensitiveness of Ton with Vd (below saturation) may be explained by contact dominated 
current transport processes which may arise from the surface layers, interface oxide and or 
Schottky barriers at the contacts. We note that surface layers are certainly present in Sample I 
and the HF etch is not expected to completely remove the surface layers on the NWs in 
Sample 2. Ion exhibited by Sample 3 in Fig. 5.6a shows some dependence with Vd, though 
very weakly. The second observation relates to Fig. 5.6b, which shows device currents after 
the heat treatment. In this figure. Ion in Sample 1 (reference) is still insensitive to Vd- This 
comes as no surprise since we expect surface layers to be present at the contact interfaces (see 
Fig. 5.1). Sample 2 (HF treated only) appears to exhibit clear Ion dependence with changes in 
Vd. This observation leads to the conclusion that the thermal treatment reduces the effects of 
surface layers and or Schottky barriers at the contacts. In Sample 3, the combination of O2 
plasma and the HF etch which were intended to remove the surface layers appear to be 
ineffective. Possible reasons for this observation may include: (1) over oxidation of the 
contact areas during the O2 plasma etch. (2) 5 second HF etch time was insufficient for 
complete oxide removal such that after metallization, the oxide layers at the s/d contacts were 
defective and current transport was by means of tunnelling through interface states.[I] 
Subsequently, the high temperature annealing of Sample 3 then removed some interface 
“leaking” states and resulted in reduced tunnelling through this interface layer at the contacts. 
To summarise, we find that a combination of dilute HF treatment and thermal annealing 
significantly improves the performance Si NW FET in terms of high device on currents.
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Figure 5.6 Dependence o f  device on-current with drain bias, a) as-made devices, b) devices after 200° C h ea t
treatment
5.3.2 Effective barrier height extraction
In this section, we focus on the most effective contact area treatment from the previous 
section for Sample 2 and investigate the correlation between dilute HF treatment times and 
the effective barrier height formed at the s/d contacts in the Si NW FETs. Experimental data 
in this section was obtained from devices with Ni-s/d contacts (~150nm Ni thick). The 
maximum annealing temperature after fabrication was ~200°C for Ihr. Discussions in this 
section will be based on three samples referred to as; reference device, lOs-HF device and 
15s-HF, where 10s and 15s correspond to HF etching times. A summary of the different 
process parameters including the HF etch times is provided in Table 5.4
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HF concentration in Dl-water Process time (s)
reference 8% 0
lOs-HF 8% 10
15S-HF 8% 15
Table 5.4 Process parameters fo r  the samples used fo r  investigating correlations between H F  etch times and
effective barrier height.
The progressions of Is vs. Vd scans at Vq = OV exhibited by the devices at the different 
temperatures are shown in Figs. 5.7 to 5.9. The reference device was measured from room 
temperature (RT) to 100°C. The lOs-HF etch and 15s-HF etch devices were measured from 
RTto 150°C.
10"'
100°C
10'%
<
Reference
device
RT
-10 -8 -6 -4 -2 0 2 4 6 8 10
Drain voltage (V)
Figure 5.7 Variable temperature I s  vs. scans at Vg = OVfor the reference device.
150°C
10'%
3O00 lOs-HF
deviceRT.-10
-10 -8 -6 -4 -2 0 2 4 6 8 10
Drain voltage (V)
Figure 5.8 Variable temperature Is vs. Vo scans at V^ = OVfor the lOs-HF etch device.
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Figure 5.9 Variable temperature Is  vs. V r , scans at V g  = OVfor the 15s-HF etch device.
From the family of temperature-dependent Is v s .V d  scans, an effective barrier height ((ji'b) 
was obtained as follows. The conductance (go) in the linear portion of Is  v s .V d  scans were 
extracted from the negative Yd quadrants of the measured data sets. The activation energy 
(Ea) was then evaluated. Using Arrhenius-type expression below (Eq. 5.1), Ea then served as 
an effective barrier height.
9 d  —  9 d q ^ -m 5.1
where goo is a prefactor, k is Boltzmann’s constant in eV, T is the temperature in Kelvin.
Fig. 5.10 shows the plot of the extracted go vs. 1/kT for the three devices. From the
experimental data in Fig. 5.10, Ea was estimated from the slopes of
(è)
to be
approximately 0.7eV, 0.3 leV, and 0.22eV for the reference, lOs-HF and the 15s-HF devices, 
respectively. Fig. 5.11 shows plots of the correlations between the HF etch times and the Ea 
values obtained. These Ea values clearly show good correlation with the HF treatment times. 
For the reference device, with no contact area treatment, much higher Ea was obtained. For 
the lOs-HF treated device, the Ea of 0.3 leV obtained is close to reported Schottky barrier 
(SB) heights for Ni-Si (p-type). This suggests that the HF treatment may be effective in 
removing the surface layers on the Si NWs. The Ea value of ~0.22eV exhibited by the 15s-HF 
device is much lower than what one would expect in Ni-Si SB with lightly doped ^ -type bulk 
Si and even for Ni]Si, NiSi, NiSi] bulk silicides systems ~0.37eV, 0.37eV, and 0.46eV 
respectively).[10] This may be conclusive evidence for a near-intimate Ni-Si s/d contact in 
this device.
136
-10
0.7eV reference^ 
0 .3 leV  lOs-HF 
0.22eV ISs-HF
-12
1/kT (eV)
Figure 5.10 Logiogo vs. 1/kT (eV) plots fo r  the devices.
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Figure 5.11 Activation energy vs. H F etch time fo r  Ni-Si N W  contacts.
The deviation from the theoretical barrier height of O.BSeV to 0.22eV for the 15s-HF device 
can be attributed to image force barrier lowering which can occur at the source contact under 
reverse bias conditions at negative Vd bias. From discussions in Chapter 3 (Section 3.5), we 
established that when a metal is deposited onto a clean semiconductor surface to create a 
metal-semiconductor system, the current-voltage characteristic will be dictated by the reverse 
biased Schottky diode and the influence of image force barrier lowering at the contacts. This 
is exactly what is observed in the lOs-HF and 15s-HF devices with near-intimate contacts. 
The surface layers in the reference device on the other hand can lead to the decoupling of the
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metal work function and the energy levels in the semiconductor. This will therefore reduce 
the effects of image force barrier lowering such that larger energetic barriers are always 
encountered in this reference device. [10]
In terms of SB heights in Ni-Si NW systems, Ahn et al [11] reported a SB height of 0.57eV 
in a Si NW FET operating as “polarization-sensitive high-resolution light detector”. On the 
other hand, Colli and co-worker [12] have reported a barrier height of ~0.08eV in a Si NW 
FET with NiSi-s/d Schottky contacts, where silicidation was achieved by a rapid thermal 
annealing process (at 400°C for 30s). Possible discrepancies between these reported values of 
(|)bp and the extracted effective barrier height values in this thesis can arise from: (1) different 
process parameters used in forming the contacts; (2) interface state-induced image force 
barrier lowering and (3) the interface layers which can decouple the energetic interactions 
between the Ni and the Si NWs.[l, 10]
Based on the experimental data presented in Figs. 5.10 to 5.11, we can conclude that treating 
the s/d contact areas with dilute HF, prior to defining the metal s/d-contacts as well as 
thermal annealing of the devices at 200°C for ~lhr yields good quality contacts optimum for 
charge transport characteristics in the Si NW FETs.
5.4 Influence of the source-drain metal work function
In this section we examine various metals as s/d contacts in Si NW FETs to determine 
suitable contacts metals for high performance NW FETs. Without doping of the Si NWs, low 
to high work function metals were used to realise both «-type and /?-type Si NW FET 
operation. Table 5.5 shows the various metals that were used as s/d contacts in the Si NW 
FETs. The basic properties including the barrier heights (based on published on published 
data) they form in lightly doped p-type Si (bulk) and their eutectic temperatures with Si are 
also provided in the table.
Metals Work function (eV) Barrier height for 
holes (eV)
Eutectic 
temperatures (“C)
References
Au 5.1 0.07 -360 [1,9]
Ni 4.75 0.38 200-400 n, 101
W 4.5 0.46 650 11, 101
Ti 4.3 0.84 650 11,131
A1 4.2 0.89 577 [14]
Table 5.5 List o f  the different metals that were used to define source and drain contacts to Si NWs.
The requirement for high performance NW FETs includes good metallisation properties and 
low SBs at the contacts. The data shown in Table 5.5 correspond to clean metal-
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semiconductor interfaces produced in a typical CMOS process. NW interfaces are 
substantially different due to the presence of surface layers.
First let us consider Si NW FETs and idealised metal-semiconductor contacts, where we 
neglect: (1) surface doping effects due to chemisorbed species; (2) band bending due to 
crystal lattice discontinuities at the surface of the semiconductor; (3) unintentional doping 
and (4) for simplification, we consider that the Fermi level lies in the middle of the band gap 
(Eg). Fig. 5.12 schematically illustrates the idealised case of the Si energy band diagram 
against the work functions of the metals listed in Table 5.5.
A l =  4 .2 eV  ^
Ti =  4 .3 eV  ^
W = 4 . 5 5 e V ^
N i  =  4 .75eV  <r 
Au = 5 .1 e V  <
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4 .6 1 e V
1 --------------------Ep
5 .1 7eV
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Figure 5.12 Schematic showing various metals with their corresponding work functions with respect to Si 
energy band diagram. Om, %» are work functions fo r  metal and Si respectively. /  is electron affinity fo r
bulk Si.
Suppose that these metals are then contacted to Si, then barrier heights for electrons ((j)bn) and 
holes (cj)bp ) may be considered to be: (1) (j)bn-Au = 1.05eV, (j)bp-Au = 0.07eV; (2) (|)bn-Ni = 
0.7eV, (t)bp-Ni = 0.42eV; (3) (^ bn-W = 0.45eV, (^ bp-W = 0.67eV; (4) ())bn-Ti = 0.25eV, ^ T i  = 
0.87eV and (5) (^ bn-Al = 0.15eV, ^ A l  = 0.97eV.
Immediately one can see that due to the high work functions of both Au and Ni, we should 
expect SB heights which favour hole transport as opposed to electron transport. It can also be 
realised that the barrier height for holes in the Au-Si system will be significantly lower than 
the hole barrier in the Ni-Si system. This is exactly what we observed in Section 5.3.2 where 
very high p-type transistor output currents were achieved in the Si NW FETs with Au-s/d 
contacts. Since the work function of W lies just above the Si Fermi level (= 4.6leV) in Fig. 
5.12, this system should in theory favour electron transport rather than hole transport. In an 
ideal case of W-s/d to an intrinsic Si NW with no surface layers or surface states, ambi-polar
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behaviour may be realised. However, this will depend on several factors that may suppress 
either or both carriers.
In Fig. 5.12, it can be seen that A1 and Ti will be better suited to electron transport because of 
the much lower (j)bn (~0.28eV and 0.23eV) they form with Si compared to (j)bp for holes 
(~0.97eV and 0.84 respectively).[10] For clarity. Fig. 5.13 depicts idealised energy band 
profiles and the corresponding barrier heights which should be expected for electrons and 
holes when using the various metals from Table 5.5 as s/d contacts in Si NW FETs.
a) ^
l.OSV(Au) 
07eV(Ni)
I  S o u r «  * 1^
0 ; « t V ( A u )
OWcV(Xi)
0.07eV(Au)
0.42eV(N>)
l.OScV(Au)
0.7eV(Ni)
1 _
b)
0.45eV(W)J
:—  
q«»:
0 . 67 e V ( W )  I
qV >,;0-M eV (\V )
pfqow
4SeV(W)
A  Drain
! qo«j J  |0.67eV(W)
C)
T <— ■
1 soutjif r
q^ K,:
0.97eV(AI)
0.87eV(Ti)' ' '
qOw^Ow
O.lSeV(AI)
0.2SeVtT3
t  qw
i  0.4leV(.
- > i r
q«wj:
0.97eV{AI)
0.87eV(TI)
0 ,3 IfV (T i)
Figure 5.13 Idealised energy band diagrams fo r  the various metals from  Table 5.5 as s /d  contacts in the Si 
N W  FETs. a) Energy band profile forA u-S i-A u  and Ni-Si-Ni systems, b) Energy band profile fo r  the W-Si-W  
system, c) Energy band profile fo r  theAl-Si-Al, and Ti-Si-Ti systems. ^b„i and corresponds to the height 
o f  the Schottky barriers fo r  electrons, jbpiand (Itbp2  are fo r  holes. Vbi is the built-in potential inside the
semiconductor.
5.4.1 Current-voltage characteristics for Si NW FETs with various metal 
contacts
In this section, we examine the actual experimental data for Si NW FETs contacted with Au, 
Ni, W, Ti and Al source and drain electrodes. We will then test the hypothesis of the barrier 
height-dependence of the metal work function and the carrier transport type in the Si NWs by 
performing temperature-dependent I-V measurements at Vg = OV. The effective barrier 
heights were then extracted in the form of activation energies for the various metal contacts. 
The Si NW FETs in this section were all fabricated aceording to standard fabrication 
procedures described in Chapter 4. To achieve near-intimate contacts, the s/d contact areas 
were treated according to the optimised processes from Seetion 5.3.2 (lOs-HF device). 
Finally, all of the devices in this study contained similar NW densities (< 15 NWs). Typical 
transfer characteristics exhibited by the Si NW FETs with various s/d contacts are shown in 
Fig. 5.14.
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Figure 5 .141 -V characteristics exhibited by Si NW-array field-effect transistors contacted with various metal
s/d  contacts (Vu = ±6V).
From the experimental data in Fig. 5.14, the first important observation to be noted relates to 
the Au, Ni and W s/d contact devices which demonstrate p-type transistor operation. Under 
similar biasing conditions, the Si NW FETs with the Au-s/d contact exhibits significantly 
higher output current. The magnitude of the current can be seen to decrease with reducing 
metal work function from Ni to W. This is not surprising since the SB height for holes in the 
Au-s/d (~0.07eV) is expected to be much smaller than that of the Ni and W s/d contact 
devices (Fig. 5.13a). The second observation relates to the on/off ratios for the devices which 
decrease from ~10’ to 10^ , as the metal work function decreases from Au, Ni and W, 
respectively. Interestingly, the subthreshold swing (s-s) exhibited by Si NW FETs with^-type 
transport remains at ~4.5V/dec. The third important observation in Fig. 5.14 relates to the Ti 
and A1 s/d contact devices which demonstrate w-type channel operation. This can be 
explained by the relatively low SBs they presented for electrons compared to that for holes 
(Fig. 5.13c). The Si NW FET with Al-s/d contacts exhibits significantly higher operating 
currents compared to the Ti-s/d contact device. This can be explained by the lower SB 
formed at the Al-Si NW junctions in this device. In the case of Az-type Si characteristics, we 
extracted s-s to be ~6.9V/dec (Al) and 8.6V/dec (Ti). The on/off ratios were extracted as 10^ . 
Based on the experimental data presented so far, we can safely conclude that for high 
performance unipolar p-type transport characteristics in the SFLS grown Si NW, Au-s/d 
contacts are ideal. This can be explained by the relatively high work function of Au which 
leads to low SB heights for holes. For unipolar «-type transport characteristics in the SFLS
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grown Si NWs, Al would be suitable. This can be explained by the large SB heights for holes 
which Al forms with Si.
The author has fabricated many devices and the most typical characteristics are shown here. 
The statistic of the /?-type FETs with Au, Ni and W will be discussed in more detail in the 
following section.
5.4.2 Determination of effective barrier height
The experimental procedure in this section was similar to those described in Section 5.3. An 
effective barrier height in the form of activation energies of the channel conductance ( g o )  for 
the Au, Ni and W s/d contact Si NW FETs was obtained by performing temperature- 
dependent current-voltage measurement (output scans) at Vg = OV. go at the various substrate 
temperatures was extracted at small negative Vd values, where the current-voltage 
relationships were linear. Under the application of the negative Vd values (with the grounded 
source), the energy bands will be modified in a way represented in Fig. 5.15, for the Au-Si, 
Ni-Si and W-Si nanowire systems. It must be realised from Fig. 5.15 that under the 
application of negative V d ,  the following can be said for the SBs at the contact regions: (1) 
electrons flowing from the drain into the channel will have to surmount the barrier (|)bn2 before 
they can enter the channel; (2) electrons flowing from the Si NW channel into the source 
metal will appear as hot electrons because the source Schottky diode will be forward biased; 
(3) a similar argument can be made for holes flowing from the source metal into the channel 
and then from the channel into the drain, except in this situation, the source will be reverse 
biased and the drain will be forward biased. Finally, one must realise that the current-voltage 
characteristics for the nanowire systems in this present discussion will always be dictated by 
the reverse biased Schottky diode. The carrier transport type (electrons or holes) of the 
system will depend on carriers that see the lowest SB height when flowing from the metal 
into the Si NW channel.
Fig. 5.16a shows the Arrhenius plots (gD vs. 1/kT) extracted from the temperature-dependent 
current-voltage measurements for the devices from Section 5.4.1 at Vq = OV (not shown). 
From the slopes of the Arrhenius plots in Fig. 5.16a, Ea values were extracted to be -0.1 leV, 
0.24eV and 0.39eV for the Au-s/d, Ni-s/d and W-s/d contacts, respectively. E& can be seen to 
increase with reducing s/d contact metal work function.
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Figure 5.15 a) Energy band diagrams fo r  the Si N W  FETs with high work function s/d  contacts metals like 
All and Ni. b) Energy band diagram fo r  a Si N W  FET with low work function s/d  contact metal like W. Note
that in both (a) and (b), Vo is negative and Vq = OV.
In accordance with the transfer characteristics (p-type) for the same device in Fig. 5.14, Au 
contacts exhibit the lowest Ea (for holes) and W exhibits the highest.
The extracted Ea values have been plotted along with reported SB heights from Refs:[l, 10] 
(Fig 5.16b). In this figure one can see that the Ea values agree well with (jibp values in bulk Si 
Schottky diodes for the respective metals that were investigated in this work. We can 
conclude that such good agreement points to excellent contacts to the Si NW FETs and 
suggests that the Si shells were mostly removed before contact metallisation.
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Figure 5.16 a) gr, vs. 1/kT and extracted Ea exhibited by the devices with Au, Ni, and W, source and drain 
contacts in Fig. 5.14. b) Extracted Ea and reported Schottky barrier height fo r  Au, Ni, and W  contacts with
bulk Si after Refs:[l, 10].
To gain some statistical significance of transistor performance with the different s/d contacts, 
we compare device peak output currents (Ipeak), subthreshold swing (s-s) and on/off ratios for 
ten different devices with either Au, Ni or W s/d contacts in Fig. 5.17. From Fig. 5.17a, it can 
be seen that Si NW FETs with Au-s/d contacts exhibited comparatively higher Ipeak values, 
whilst Si NW FETs with W-s/d contacts exhibited much lower Ipeak values. Variations in Ipeak 
for a given s/d contact metal can be attributed to the density of NWs which varied from 
4NWs to 12NWs in the devices we have studied. Increasing the NW density will simply 
increase the number of conduction paths for current transport and hence the channel 
resistance at Vg = OV. In either case a trend can be established between the s/d contact metal 
work function and Ipeak attained by the devices.
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From the extracted s-s values in Fig. 5.17b, Si NWs FETs with Au-s/d contacts exhibited the 
steepest s-s values. The average s-s value attained by Si NW FETs with Au-s/d contacts was 
deduced to be ~2.1V/dec. The highest and lowest values of s-s out of the ten Au-s/d contact 
Si NW FETs was ~6V/dec and 0.4V/dec, respectively. The average s-s exhibited by Si NW 
FETs with Ni-s/d contacts was ~3.8V/dec. The highest and lowest s-s values were ~9V/dec 
and 2.5V/dec, respectively (Fig. 5.17b). For the W-s/d contact Si NW FETs, an average s-s of 
~4.3V/dec was obtained. The highest and lowest s-s values were ~6.5V/dec and 1.5V/dec, 
respectively.
From the extracted on/off ratios in Fig. 5.17c, a trend can be established in which Au-s/d 
contact devices exhibited the highest values (10^  to 10^ ), whereas the Ni-s/d and W-s/d 
contact Si NW FETs exhibited much lower on/off ratios. For the Ni-s/d contact devices, only 
four out of the ten devices exhibited on/off ratios of ~10 .^ For the W-s/d contact Si NW 
FETs, only one out of the ten measured devices exhibited an on/off ratio of -10^ and the 
remaining nine devices exhibited significantly lower on/off ratios (see Fig. 5.17c).
Based on the experimental data presented in this section, Au has proven to be a much better 
s/d contact metal. For such devices, current on/off ratio of 10^  and Ipeak values >lpA were 
easily attained. However, in order to realise high-performance transistors, the Ipeak values 
should be stable and consistent over many devices and this does not appear to be the case 
even in the Si NW FETs with Au-s/d contacts. Variations in Ipeak values from devices to 
devices can be solved by increasing the density of Si NWs in the channel. Thus small 
variations in the NW density, from device to device will not lead to significant changes in 
Ipeak values. We can also suggest that other high work function metals can form good contacts 
to the Si NWs for efficient j9-channel conduction
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Figure 5.17 Variations o f  a) peak b) subthreshold swings, and c) device on/off ratios extracted fo r  10
separate devices with the different metal s/d  contacts.
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5.5 Influence of nanowire-dielectric interface on Si NW transistor 
performance
In this section we discuss the turn-on voltage ( V q )  shifts exhibited by the Si NW FETs. By 
comparing a bottom-gate (BG) Si NW FET with inorganic SiOz gate dielectrics and a top- 
gate (TO) Si NW FET with an amorphous fluoropolymer dielectric (Fig. 5.18), we have 
ascribed the Vq shifts to the presence of interfaees states at the Si NW-SiO] interface. These 
surface states are able to trap charges at large negative gate voltages ( V q  < 0 for p-type 
transport). We show that by replacing the gate dielectric with a solution processable organic 
fluoropolymer dielectric, the observed V q  shifts in the BG Si NW FETs almost completely 
disappear.
The TG Si NW FETs were constructed on glass substrates using Au-s/d contacts. Deposition 
of the fluoropolymer was subsequently followed by thermal evaporation of ~60nm thick Au 
film which overlapped the channel as the gate electrode. The fabrication steps for both TG 
and BG Si NW FETs can be found in Chapter 4. The s/d contacts in the present devices have 
been defined using Au (~150nm thick). In Section 5.4.2, we established that Au-s/d contacts 
provided low energetic barriers necessary for high output currents in Si NW FETs. 
Schematics of the transistor structures in this investigation are shown in Fig. 5.18.
Source ♦ Drain
—  Top-gate
—  1pm  thick F luoropolym er  
—  Si N W s
Figure 5.18 a) Bottom-gate FET structure, b) hybrid Top-gate FET structure. The bottom-gate FETs were 
constructed on S iO /S i (230nm SiOi) substrates. The top-gate FET employed a 1pm thick fluoropolym er film
as the gate dielectric.
We note that electrical transport measurements (transfer and output characteristics) for all the 
Si NW FETs in this discussion have been carried out in a dry N2 glovebox.
5.5.1 Bottom-gate Si NW transistors on SiOz
Fig. 5.19 shows the forward and reverse gate sweep during the transfer ( I s - V q )  scan for a 
10pm channel length devices containing just 5 Si NWs. The experimental data was obtained 
by sweeping Vg from +20V to -60V and then immediately reversing the sweep directions 
from -60V to +20V, at Vd = -lOV and -15V (black and red curves respectively). The on/off
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ratio, Vo, s-s, Ipeak, gm and the hole mobility (|i, based on the cylinders-on-plate model) at the 
measured Vd values are summarised in Table 5.6.
[V] = -10,-15
lOp
BG Si NW FET 
NW  density : 5NWs 
L : 10|um
- 8ji<
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Figure 5.19 Transfer (Is-V q)  characteristics in logarithmic and linear scales at Vd =  - 1 0 V and -15V. Vq = 
turn-on voltage, AVo = hysteresis fo r  forw ard (noted (1)) and reverse (noted (2)) scans.
Vd Vo AVo Ipeak On/off s-s §m M'min l^ max
(V) (V) (V) (liA) ratio (V/dec) (liS) (cm W -s) (cm W -s)
-10 5.1 30.7 5 4x10" 2.1 0.2 5 10
-15 5.1 30.7 7 10’ 2.1 0.3 5 10
Table 5.6 Summary o f  extracted parameters fo r  the representative bottom-gate Si N W  FET, where I  peak 
represents the highest current values in the Is vs. Vg scans.
In Table 5.6, the p values were calculated by treating the 5 Si NWs in the channel as five 
individual cylinders-on-infinite plate capacitors, connected in parallel (see Chapter 3, Eq. 
3.37). pmin and pmax were estimations based on the distribution of diameters (5nm to 75nm 
from Chapter 2, Fig. 2.7) for the Si NWs used in this investigated. Using Eq. 3.37, the values 
of the gate capacitance ( C n w )  for the Si NW FET containing 5 Si NWs was estimated to be 
~2.1fF and ~4fF, if we assume that the channel is composed of either five 5nm diameter NWs 
or five 75nm diameter NWs, respectively. The hole mobility was then obtained by equating 
the C n w  values into Eq. 3.38, as demonstrated in Chapter 4. Note that the calculated mobility 
values in Table 5.6 are significantly higher than what is typically obtained in field-effect 
transistors that are based on a-Si:H and solution processable organic semiconductors.
Notably, the most important observation that can be made from the experimental data in Fig. 
5.19 and Table 5.6 is that the extracted on/off ratios are comparable or higher than those 
reported so far for Si NW-array FETs [11, 15, 16] as well as those recorded for SFLS grown
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Si NWs to date.[9] Also the increase in Is with Vg is indicative of a device with good gate-to- 
channel coupling. The increasing Is with Vd is also consistent with a transistor operating in 
the linear regime.
Returning to the experimental data in Fig. 5.19, it can be noted that there appears to be 
significant shifts in V q  ( a V q  or hysteresis) for forward (noted as (1)) and reverse sweep 
(noted as (2)) of the gate. These shifts also appear to be independent of V d .  V q  has been used 
instead of the threshold voltage ( V t )  because almost all NW FETs are accumulation type 
devices and Vt cannot easily be quantified due to several limiting factors that includes: (1) 
work function mismatch on both sides of the dielectric [17] and (2) residual charge on the 
NW surface which can screen a portion of the gate field thus leading to non zero V t . [ 1 8 ,  19]
The observed hysteresis in the transfer scans in Fig. 5.19 can be attributed to the adsorption 
of polar species on the SiOi which are known to cause hysteresis effects in ID-based devices 
and also in carbon nanotube (CNT) FETs.[20, 21] Hysteresis effect is particularly severe in 
transistors where bottom-gate SiOi dielectrics have been used. This phenomenon can arise 
from the existence of donor/acceptor-type trap levels at the semiconductor-SiOi interface [20, 
21] Since the present BG device was measured in a dry Ni filled glove box, one would expect 
moisture related instabilities to be minimal. On the other hand, trap states that cannot be 
eliminated easily at the NW-SiOi interface should be expected. Wang et a I [16] have shown 
that interface state in BG Si NW FETs on SiO] can be reduced by forming gas (5% in N%) 
anneal at 470°C. However, such high temperature processes are incompatible with the 
assembly of the NW FETs proposed in this thesis. Within the context of hysteresis 
phenomena in NW FETs, Ju et al [22] have shown that a 15 nm thick self-assembly 
nanodielectric (SAND) layer can offer enhanced stability in a ZnO NW FET during 500 
consecutive measurements of their device. However, the SiOi capping layer that the authors 
have used as a passivation layer for their device against air/moisture will need to be 
addressed. Typically, high temperatures are required to produce device quality SiOa films. 
More detailed discussions concerning the origin of the observed hysteresis in the BG NW 
FET will be presented, but first, we show the effects of substituting the SiOa with a 
fluoropolymer gate dielectric.
5.5.2 Solution processed hybrid top-gate Si NW FET
The transfer scans for a representative hybrid TG Si NW FET with a 1pm thick 
fluoropolymer gate dielectric is shown in Fig. 5.20. It can clearly be seen that the TG device
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not only maintains the excellent transistor metrics exhibited by BG device (Fig. 5.19), it also 
offers significantly reduced hysteresis (~2V). For comparison purposes, Table 5.7 provides a 
summary of extracted; Vq, AVq, on/off ratio, s-s, gm, and the lower and upper limits of the 
hole mobility for this TG device.
[V] = -5V,-10V
NW density: 5
9V/dec
c/3Oc
-60
TG Si NW FET Gate voltage (V)
Figure 5.20 Transfer characteristics fo r  the top-gate Si N W  FET. V o = -5 V  and -lOV. L= 2.5pm.
Vd Vo AVo Ipeak On/off s-s §m Pmin Pmax
(Volts) (V) (V) (pA) ratio (V/dec) (pS) (cm^/V-s) (cm^/V-s)
-5 -3.1 2 4 10^ 2.9 0.14 5 8
-10 -3.1 2 20 10^ 2.9 0.7 12 20
Table 5.7 Summary o f  the extracted parameters fo r  the representative top-gate Si N W  FET. Forward and  
reverse gate scans are noted as (1) and (2), respectively
The exceptionally high on/off ratio (Table 5.7) exhibited by the TG device shows that the 
gate can effectively modulate the conductance of the Si NWs, even with the 1pm thick 
fluoropolymer dielectric. The device exhibits very high output currents, consistent with Si 
NW FETs with Au-s/d contacts (see Section 5.4). Extraction of the p values in Table 5.7 are 
also based on the approach used to extract the p values for the BG Si NW FET in Section 
5.5.1. The channel length for the present TG device was 2.5pm. Using the cylinders-on-plate 
model, the upper and lower limits of C n w  for the device having a 1pm thick fluoropolymer 
film with a dielectric constant of -2.1 and Si NW density of 5 NWs were estimated to be 
~0.22fF and ~0.36fF, respectively. Note that the reason for the two capacitance values arises 
from the diameter distribution in the Si NWs batch (see Chapter 2, Section 2.2.1).
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In Table 5.7, the evaluated p values were -12cmW-s and -20cmW-s (pmin and pmax, 
respectively) at -lOV. These p values are comparatively higher than those attained by the BG 
device in Section 5.5.1 and crucially, higher than those attained by Duan et al [23] who 
reported hole mobility of 4cm^ A^ -s (based on a cylinder-on-plate model) in a TG Si NW- 
array FET with AlOx gate dielectric (see Chapter 1, Table 1.1). The higher p values attained 
in the TG Si NW FETs in this thesis can be attributed to the relatively low density of surface 
states at the Si NW-fluoropolymer interface. In Fig. 5.20, a slight shift in V q  from -2.4V to 
-2.6V in the forward sweep of the gate can be observed, when Vd is increased from -5V to - 
lOV. However, a constant s-s is still obtained in this device, irrespective of Vd (~2.9V/dec). 
This may hint that generation of interface traps with consecutive gate sweeps is very low.
Of particular relevance is the hysteresis (AVo~2V) in the transfer scans from (1) to (2) in Fig. 
5.20. The hysteresis in the TG device is considerably smaller than the hysteresis in the BG 
device. The relatively small hysteresis may be attributed to low density of interface states 
either at the gate-fluoropolymer dielectric and/or the Si NW-fluoropolymer dielectric 
interfaces. In an organic field-effect transistor (OFET), the low-  ^fluoropolymer dielectric is 
known to yield surfaces with low energetic disorder essential for stable OFET operation. [24] 
The small diameters of the Si NWs means that surface area is significant and their electrical 
properties are often dictated by their surface interactions. Therefore, surfaces that can offer 
low energetic disorder at the NW-dielectric interfaces are highly desirable in high 
performance NW FETs.
5.5.3 Gate bias stress
To assess the reliability of the TG Si NW FETs against the BG device, gate-bias stress 
measurements were performed on a different set of TG and BG Si NW FETs. During this 
investigation, the gate was biased at -40V continuously for -12hrs and both the drain and 
source terminals were grounded. The bias stress was subsequently interrupted after every 
30min during the bias stress for transfer scan measurements at Vd = -lOV. Fig. 5.21a-b shows 
the measured transfer scans for devices. Fig. 5.21c shows the measured V q  and hysteresis 
(AVo) exhibited by the devices.
Gate bias stress was a useful way of assessing the stability of NW-FETs because it can 
indicate the possible mechanisms responsible for the hysteresis behaviour, particularly in the 
BG device. At Vd = OV and the gate set to -40V, the device can be treated as a metal- 
insulator-semiconductor (MIS) capacitor.[l] Ideally, when a transfer scan is measured 
immediately after interruption of the gate stress, one would hope that accumulated charges
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are dissipated through the source in sufficient time such that hysteresis in transfer scans is 
low. From Fig. 5.21, V q  in the forward sweep of the gate for the TG and BG devices can be 
seen to shift towards higher negative gate voltages with consecutive gate stress. With the aid 
of Fig. 5.22 this may be explained as follows: (1) initially ( V g  = OV), the NW-insulator 
interface is in equilibrium and the band bending at the NW-insulator interface is due to 
adsorbed species, work function mismatch and or fixed interfacial charge (Fig. 5.22a). (2) At 
Vg = -40V, the NW surface is accumulated by hole carriers and the bands bend upwards (Fig. 
5.22b). This leads to the filling of acceptor-type surface states. (3) When the gate voltage is 
removed, accumulated charges should in theory dissipate with decay characteristics that can 
be described using Eq. 5.2. However, the observed negative Vo shifts in the forward sweep of 
the gate suggest that the accumulated charges exhibit long decay time constants (t,;) due to 
the presence of surface states.
Q = 5.2
where
'^ it — Qt X Rif- . 5.3
Q and Qo are trapped charge at a given time and initial trap charge, respectively, t is time and 
Git is the capacitance associated with the traps. Rit depends on the interface properties of the 
Si NW-insulator interface. A V q  will be large if Rit is large, as is the case in the BG Si NW 
FET (Fig. 5.21b). Similarly, A V q  will be small if Rit is small, as is observed in the hybrid TG 
device (Fig. 5.21a). The gradual shifts in V q  in the forward sweep (Fig. 5.21a-b) can occur if 
Tit is sufficiently longer than the next gate bias stress. In this satiation, higher negative Vg will 
then be required to establish accumulation due to the screening effect of the interface states.
152
a)
1 0 '
1 0 '
10 '
10 '
10 '
lO'N
10 '
10 '
10 '
Hybrid TG Si NW FET
VQ(End)= -2.9V  
VQ (initial)= 4 .1 \Negative
Total stress 
time = 43200s V„ = -10V
-60 -30 0
Gate voltage (V)
BG Si NW FET
30
Negative
(end) =  -32.1V
V q (initial) =  -21.1V
Vq = -10V
Total stress 
time = 43200s
-40 -20
Gate voltage (V)
c) V q  (BG) V q  (TG) ^  A V q (BG) K> A V q (TG)
- 10 ->
o
O—0 - 0 - 0  oO(
>
- 20 -
-30-
— 4- - 2 0  
1000001000 10000
>
.(g
I
X
Gate stress time (s)
Figure 5.21 a- b) Transfer characteristics exhibited by the top- and bottom-gate Si N W  FETs during the 12hr 
continuous gate bias stress. The scans were obtained by pausing the gate stress every 30min fo r  transfer scan 
measurements at Vd ^-lOV. c) Extracted Vq and A V q fo r  the devices during gate bias stress.
For the TG device (Fig. 5.21a), on/off ratio and s-s were extracted to be -lO^and 3V/dec 
respectively. The upper and lower limit of p for this device was deduced to be ~13cmVV-s
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and 20cm^/V-s, respectively. For the BG device, on/off ratio and s-s values were extracted to 
be -10"  ^and 3.5V/dec, respectively, p values for the BG device were deduced to be ~9cm“/V- 
s and 13cm^/V-s. These values did not change considerably throughout the 12hr gate stress. 
However, from Fig. 5.21c, it can be seen that the shift in Vq during the initial 130min of the 
gate stress was significantly larger in the BG (~2mV/s) device than it was in the TG device, 
which shifts slowly at a rate of ~0.1mV/s. Owing to much lower trap density at the Si NW- 
fluoropolymer interface, hysteresis remained constant at ~2V in the TG device throughout the 
gate stress. On the other hand, the hysteresis for the BG device was significant (~24V) 
initially. Hysteresis in the BG devices rapidly falls to ~10V with subsequent gate bias stress.
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Figure 5.22 a) Energy band diagram showing initial conditions at the NW-insulator interface at Va = OV. b) 
When \-V a \>  Vo, the N W  surface is in accumulation, c) Band bending at the NW-insulator interface due to
filled  surface states.
Based on the experimental data presented so far, we can conclude the low-A: fluoropolymer 
dielectric is highly compatible with Si NW FETs that can be fabricated using low temperature 
assembly techniques. The fabrication of the hybrid TG devices demonstrates that high 
performance Si NW transistors could be achieved by using printing and solution techniques 
for NWs and insulating layers. We argue that the high mobility, and the small hysteresis
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exhibited by the hybrid TG Si NW FET, with thick organic dielectric may lead to possible 
application in transparent printed electronics based on Si NWs.
5.6 High performance, highly reproducible solution processable 
silicon nanowire field-effect transistors
Previous sections of this chapter have dealt with some key challenges concerning solution 
based, low temperature fabrication of Si NW FETs. These challenges included; (1) 
difficulties in making good contacts to the Si NWs, (2) hysteresis effects in the Si NW FET 
transfer characteristics, particularly in the BG device structures with SiOi gate dielectrics. 
The other challenge in realising high performance Si NW FETs is the density of NWs in the 
NW FET channel, which must be high enough that small variation in NW density does not 
lead to significant changes in the output currents attained by the devices. We have 
demonstrated in Section 5.5, Fig. 5.17 that using just a few Si NWs (4-12) as the NW FET 
channel is unrealistic because small changes in the NW density led to significant changes in 
device output currents. In this section, we show that increasing the density of Si NWs in the 
NW FET channels can produce BG Si NW FETs with large output currents, irrespective of 
the transistor channel length. The Si NW FETs in this present discussion were fabricated 
using the contact area optimisation procedures discussed in Sections 5.1-5.4. In order to 
achiever high NW densities in the channels, the modified dip coating NW transfer method 
was used to transfer the Si NWs onto SiOi/Si substrates (see Chapter 4, Section 4.3). 
Completed Si NW FETs contained NW densities between 40-I00NWs per channel. Fig. 5.23 
shows an optical microphotograph of a typical high density Si NW FET containing roughly 
91 NWs. In the figure, NWs are predominantly aligned along a preferred direction thus 
ensuring high probability of positioning many NWs across the interdigitated FET electrodes.
Interdigitated FET electrodes
Figure 5.23 Polarised optical microscope image showing high density Si NWs in an FET channel.
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5.6.1 High density NW FETs with optimal electrode treatment
In practical FETs, the off-current (loff) must be as small as possible when the gate voltage is 
below the threshold voltage ( V q  <  V t ) .  The on-current on the other hand is limited by the 
channel mobility and the apparent contact resistance. Having high density NW-arrays in 
device channels ensures that the source and drain contacts areas are large compared to a NW 
FET with very few NWs. In order to maintain fast gate-channel response, the transitions 
between Vq = Vq and Vq = Vt should also be as small as possible. Typical transfer scans in 
logio vs. V g  (right) and Is vs. V q  (left) plots for a high density Si NW FET (with -91NW) is 
shown in Fig. 5.24. For this device, the channel length (L) was 2.5pm. The s/d contacts were 
defined with Au/Cr, approximately 100nm/2nm thick.
[V] = -0.2, -0.4, -0.6 L = 2.5|iim 
NW density : 91 
on/off ratio: 10 
s-s : 1.2V/dec
V^: IV
I :7.9LiA(V_ = 0.6V% 1 0 ' : -10u 3
-40 -20 0
Gate voltage (V)
Figure 5.24 High density Si N W  FET transfer scans in linear (right) and logjo scale (left).
The transfer scans for this device (Fig. 5.24) were obtained at Vd = -0.2V, 0.4V and 0.6V. 
Extracted V q ,  s - s ,  on/off ratio. Ion (at V q  = -60V), loff, gm and the upper and lower limits of p 
are summarised in Table 5.8.
Drain Vt Vo s-s On/off Ion §m Pmin Pmax
bias (V) (V) (V) (V/dec) ratio (laA) (pS) (cm W -s) (cm^/V-s)
0.2 1 1.2 0.8 10" 7 0.15 2 5
0.4 1 1.2 1.1 10" 14 0.31 2 5
0.6 1 1.2 1.1 10" 20 0.48 2 5
Table 5.8 Extracted transistor parameters fo r  the device shown in Fig. 5.24. The off-currents in this device
were in the nA range.
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For this device, loff at the measured Vd values were higher than those typically attained in the 
Si NW FETs with very few NWs acting as the channel (Sections 53-5.5). Ultimately, the 
on/off ratio is compromised by the very high Uff. In Table 5.8, Un is very high for the small 
values of Vd. The increasing Un from 7pA to 20pA with Vd is indicative of a transistor 
operating in the linear regime. The upper limit of p attained by this device is comparable to 
reported by Duan et al [23] in a high density (~45NWs-90NWs with diameter between 20- 
40nm) vapour-liquid-solid grown Si NWs, where NWs were transferred onto substrates using 
the flow directed assembly method.[15, 23, 25] These NWs were also doped /?-type 
(~4xI0^^/cm^) and this allowed relatively low energetic barrier at the s/d contacts in the 
devices. [23]
5.6.2 Si NW FETs with various channel lengths
Consistency in FET parameters across several devices is one of the most important aspects 
for future electronics application using NWs. Representative transfer characteristics for three 
devices containing 45 Si NWs are shown in Fig. 5.25.
For these devices (Fig. 5.25), the on/off ratio is very high (~I0^) and comparable to Si NW 
FETs with just a few NWs as the active channel. The high on/off ratio attained by these Si 
NW FETs is also comparable to reported values for NW FETs based on multiple Si NWs.[23] 
Moreover, the improved Un is sufficient in pixel switching applications including organic 
light emitting diodes (OLEDs) as we illustrate below.
In order to achieve the required current levels sufficient to operate an active matrix organic 
LED (AMOLED), the following must be considered; target peak luminescence of 300cd/m^ 
for “red”, “green”, “blue”, and “white” for a unit pixel size of 5 4  x I76pm^ and for 
electroluminescence opening of 20 x I06pm^ on a unit pixel. The driving transistor must be 
capable of delivering at least 2.4pA, I.OIpA, I.46pA for red, green and blue unit pixels, 
respectively. [26] Such requirement are easily obtained using the present device when 
operating at just Vd = -2V for all channel lengths.
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5.6.3 High current Si NW FET output scans and short channel effects
Discussions in this section will be focussing on the output characteristics for the high density 
Si NW FETs whose transfer scans are shown in Fig. 5.25. Particular attention will focus on 
short channel effects which become apparent with reducing channel length from 1 0 pm to 
2.5pm. The output scans for these devices are shown in Figs. 5.26-5.28. In Figs. 5.26-5.27, 
Vg was stepped from lOV to -60V, in -lOV steps and Vd was scanned from +15V to -I5V. 
In Fig. 5.28, Vg was stepped from lOV to -60 (in steps of-5V) and Vd was scanned from 
+20Vto-20V.
From these output scans (Figs. 5.26-5.28), the following observations can be made: (I) the 
source current (Is) increases when the Vg value is increased for all channel lengths. (2) The 
current levels at the respective Vg values are significantly higher than the previous Si NW 
FETs with very few NWs in the channel (Section 5.3-5.4). (3) The magnitudes of Is for the 
devices are consistent with the corresponding transfer scans for the same devices in Fig. 5.25. 
Here, the following important observations can be noted: (I) Is exhibits non-linear 
relationships with Vd at low drain voltages (see the insets in Fig. 5.26-5.28). This non-linear 
behaviour can be seen to worsen with reducing channel length. (2) As the channel length gets 
smaller from 10pm to 2.5pm, the saturation characteristics get weaker.
In the literature the non-linear characteristics are often attributed to the influence of contact 
resistance and the presence of Schottky barriers at the transistor s/d contacts.[5, 18, 19] In 
fact, the non-linearity and the weak current saturation exhibited by the devices are 
interrelated and can be explained according to the gradual channel approximation (depletion 
model) and the drain voltage saturation points are described by Eq. 5.4 (also see Chapter 3) 
and Fig. 5.29.[I] When the drain voltage approaches Vg -  Vt, carriers are pulled away from 
the drain end towards the source end. A small portion of the NW channel (AL) near the drain 
vicinity becomes depleted of carriers. This subsequently lead to saturation of Is (= I sa t)  at V d  
> Vg -  Vt (Fig. 5.29b). This region is therefore highly resistive (compared to the rest of the 
channel) but can still support current since a significant amount of the drain voltage will be 
dissipated there. Increasing the V d  beyond V s a t  extends AL so to maintain a constant field in 
the accumulated portion of the channel.
Vsat — [Vg ~  Vy] 5. 4
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From the discussion above, one should recognise that the depletion approximation is only 
valid if the transverse field (due to Vg) is significantly larger than the longitudinal electric 
field (due to Vo, along the channel length). However, if the channel length is reduced, so 
that Ey becomes comparable to E;^ , the potential distribution in the channel becomes both Vq 
and Vd dependent (2D in the multiple array of Si NWs in the channel).[l]
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(in -1OV steps)
Drain voltage (V)
-12 -10 - 8  - 6  -4 -2 0
Drain voltage (V)
Figure 5.26 Family o f  output curves fo r  high N W  density Si N W  FET with L = 2.5pm.
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Figure 5.27 Family o f  output curves fo r  high N W  density S i N W  FET with L = 5pm.
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Figure 5.28 Family o f  output curves fo r  high N W  density Si N W  FET with L = 10pm.
The non-linear Is vs. Vd characteristics that can be seen in the output scans of the present 
devices can therefore be attributed to the fact that approaches E;, with reducing channel 
length from 10pm to 2.5pm.
a) b)
V d  [V q -  V-j] Vg=0V Vd>[Vg-Vt] V s =  0 V
Accumulated
charge
rrztt
Vg > Vt V ^> V
AL
Figure 5.29 Simplified mechanisms fo r  saturation, a) Transistor operation in the linear regime at Vd < Vsat 
and Vo > Vt. Note that the drain fie ld  acts on the entire channel length (L) and the drain is electrically 
connected to the source by a thin sheet o f  accumulated charge, b) When Vd > [V q - V t]  the gate f ie ld  is 
concentrated at the source end much more than the drain end and a small portion o f  L (AL) near the drain 
end becomes depleted. In this situation, the current will normally saturate because channel accumulation 
cannot be sustained at drain voltages greater than [V o  - Vfi.
In order to eliminate short channel effects, particularly in the 2.5pm channel length device 
(Fig. 5.26), the thickness of the gate dielectric will need to be scaled down by a factor which 
ensures that E;^  »  E^ . But this will be the subject of future work.
Fig. 5.30 shows a plot of V s a t  vs. V g  that can be extracted from the current voltage 
characteristics for the FETs when Vt values in Fig. 5.25 are used to model the saturation 
characteristics using Eq. 5.4.
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Figure 5.30 Saturation voltage V5. gate voltage dependence in the output scans fo r  the high density Si NW-
array FETs. a) L = 2.5pm, b) 5 pm , c) 10pm.
The extracted data in Fig. 5.30 have been measured directly (with some rigour) for the 10|am 
channel length device from Vg = OV to -35V and Vsat at higher Vc lay outside the measured 
range and so are modelled using Eq. 5.4. For the 2.5qm and 5qm devices (Fig. 5.26 and Fig. 
5.27, respectively), in order to reveal what should be expected, Vsm  values have been 
modelled using Eq. 5.4.[1] The most important observations to be noted are as follows: (1) At 
V g  = -lOV, -15V and -20V the corresponding V s a t  values for the L = 2.5pm devices should 
be -7V, -12V and -22V, respectively. However, this does not appear to be the case in the 
output characteristics for the same device due to short channel effects (Fig. 5.26). (2) For the 
L = 5pm device, at V g  = -lOV, -15V, and -20V, V s a t  should occur at around -4.5V, -lOV 
and -14.7V respectively. However, this device also exhibits weak saturation behaviour (Fig. 
5.27). (3) For the 10pm device, Vd had to be scanned to -20V in order to observe clear drain 
current saturation behaviour. In a nutshell, the optimised Si NW FET exhibited weak current- 
voltage saturation characteristics which worsened with reducing channel length. This feature 
was attributed to short channel effects. Short channel effects exhibited by the devices will not 
completely impede their use in high performance applications where high output currents are 
desired to switch say, pixels. However, this becomes very important in logic switching 
applications where stable saturated currents are critical.
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5.7 Summary
Treatment of the Si NW FET contact areas prior to defining the source and drain metal 
contacts have been investigated. It was found that a combination of dilute HF (~8 %) 
treatment prior to defining the source and drain contacts and a 200°C thermal annealing step 
significantly improved current injection at the contacts. An effective barrier height was 
established by investigating HF etch times and then evaluating activation energies. Variation 
of the metal source and drain contact work functions was also investigated using Au, Ni, W, 
Ti, and A1 in the Si NW FETs. Here, activation energy measurements revealed that Au 
source-drain contact devices exhibited the lowest effective contact barriers for />-type 
transport characteristics. On the other hand, W source-drain contact devices exhibited 
significant contact barriers for ^ -type characteristics. This observation could be explained by 
the high work function of Au which closely aligned with the Si valence band edge. We have 
also demonstrated that Si NW FETs with either Ti or A1 source-drain contacts exhibited n- 
type transport which has not been demonstrated before in SEES grown Si NWs. We have 
shown that high performance Si NW FETs can be realised when the contact areas have been 
optimised according to the procedures described in this chapter. Increasing the density of Si 
NW in the transistor channels was also found to significantly increase the Si NW FET output 
currents. For the high density Si NW FETs, on/off ratio of -10^ and hole mobility of 
26cm^W-s (based on cylinder-on-plate model) were realised. Using a highly transparent 
organic fiuoropolymer as the gate dielectric, we also demonstrated that extremely low 
hysteresis and high hole mobility values, greater than that typically attained in a-Si:H can be 
realised. Gate bias stress measurements then revealed that the hybrid Si NW FET with the 
fiuoropolymer gate dielectric offered enhanced stability, with low threshold voltage 
variations under 12hr gate bias stress. The low-A fiuoropolymer dielectric will be ideal in 
current printing techniques for electronic devices. The fabrication steps undertaken in this 
chapter to demonstrate these high performance Si NW FETs are also fully compatible with 
low temperature transistor assembly techniques on various substrates include some plastic 
substrates.
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6.0 Silicon nanowire-array source-gated transistors
This Chapter is dedicated to the demonstration and characterisation of a new type of NW 
field-effect transistor (FET) with operating principles that are very different from traditional 
FETs. The effect was also observed in Ge and ZnO NW transistors, but in the interest of 
consistency, only Si NW FETs are considered in this chapter. In this work, device operational 
mode proposed by Shannon and Gerstner for the source-gated transistor (SGT) is used.[l] 
Using an array of Si NWs as the active channel, we utilise the Schottky barrier (SB) naturally 
occurring from the energetic mismatch at the source and drain (s/d) contacts. The present 
work will demonstrate SB FETs that exhibit exceptional output saturation characteristics 
compared with a fabricated Si NW FET with low SB contacts. The principle operation of the 
devices aforementioned is ascribed to the device geometry which allows efficient 
manipulation of the depletion region under a source electrode by the gate field (due to the 
gate voltage). The physics of device operation with different metals used to form various 
source-SB heights is then described.
In a nutshell, the output currents in NW FETs with large SBs at the s/d contact regions is 
determined by the height of the SB and not by the channel conductance, as in traditional 
FETs. [2] Abrupt current saturation with the drain voltage occurs when the source is depleted 
of charge carriers and the electric field generated by gate voltage acts on the source barrier. [3 , 
4] This effect leads to several advantages including: (1) early current saturation at less than 
2V even at high gate voltages, (2) device current insensitivity to channel length and (3) the 
possibility to overcome short channel effects. These properties can be exploited in high 
performance printed electronics based on semiconducting NWs.
6.1 Introduction
As we discussed in Chapter 5, Section 5.1, doping of NW FET contacts is not practical 
because such contacts are always Schottky contacts due to the mismatch of the metal and 
semiconductor work functions. The effective SB height in such contacts can further be 
affected by a number of factors including: (1) metal-semiconductor interface chemistry.[5 , 6 ]
(2) Presence of native oxide on the semiconductor surface (if any) prior to metallization.[5]
(3) Processes needed for inter-diffusion of atoms in the two materials at the contact 
interfaces.[5, 7] (4) Interface conditions at the semiconductor surface prior to 
metallization.[6 ] In this situation, metals which form low SBs are considered to be beneficial 
in high performance NW FETs. Nonetheless, formation of SBs at the metal-NW interface
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cannot be avoided especially in low temperature solution processed NW transistor 
technologies.
6.1.2 Background on Si NW FETs with metal s/d  contacts
In recent times, research effort has focussed on the alloying (silicidation) of metals and NWs 
at the contact areas at elevated temperatures to achieve low SB contacts in NW FETs.[8 , 9] 
Using Si NWs synthesized by catalyst free thermal evaporation of j?-doped Si powder at 
1000°C in the presence of H2 and Ar gas, Byon and co-workers [8 , 10] have shown that Si 
NW FETs fabricated with Ni Schottky s/d contacts can consistently exhibit enhanced on- 
currents and on/off ratios after thermally annealing their devices above 400°C. They also 
show that their fabricated NW FETs start to display ambipolar characteristics with increasing 
annealing temperatures due to formation of silicides at the contact regions. [8 ] Jie and co­
workers have shown that ;?-type accumulation mode Si NW FETs with Au-Si NW contacts 
provided significantly lower contact resistance compared with s/d contact metals such as Ag, 
Al, and Ti due to the matched work function between Au (~5.1eV) and the Si NW valence 
band edge (~5.17eV for bulk Si).[6 ] Attempts to obtain ohmic contacts by growing silicides 
at the contact areas have demonstrated improvements in Si NW FET performances.[ll, 12] 
However, the required process temperatures needed to form silicides are too high for the 
fabrication of NW FETs on plastic substrates. A more realistic approach to defining contacts 
in NW FETs is the direct deposition of metal contacts onto semiconducting NWs at lower 
temperatures (<200°C) thus forming Schottky s/d contacts.[12, 13] However, high SBs can 
severely limit efficient charge carrier injection into NW FET channels. SB are typically 
considered to be a disadvantage in NW FETs.[5, 9, 14-17] Nevertheless, a number of groups 
have explained that SB NW FETs can offer some advantages. Knoch et al [15] have shown 
that high SB contacts in Si NW FETs can offer enhanced performance in terms of stable 
device on-currents (Un) and immunity from scattering events in the channel. Using Si NWs as 
the active channel in SB NW FETs with either Ti or Cr s/d contacts, Koo et al [9] have 
demonstrated that the small diameter of NWs can offer significantly lower off-current (Uff) 
compared to reference devices which they fabricated with longer channel widths. In fact, SB 
NW FETs with a particular design of the device structure can offer a number of advantages 
including simple and low temperature fabrication steps, good suppression of short channel 
effects, as well as eliminating the need for doping and subsequent high temperature activation 
steps.[9, 15,18]
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Of some relevance to the present discussion, Zaremba and co-workers [19] studied the 
electrical transport behaviour in a SB Si NW FET with rapid thermally annealed Ti Schottky 
s/d contacts at 700°C for 30sec. The Si NWs used by this group were grown by etching a p- 
doped Si wafer (with boron at lO^Vcm^), coated with Ag dendrite networks in a solution of 
hydrofluoric acid (HF). Following HF etching, the Si wafer was immersed in a solution of 
NO3 to etch away the Ag dendrites to leave free standing Si NW forest. The group argue that 
current modulation in their device could be explained by a combination of image force barrier 
lowering and the fields generated by both the gate and drain voltages. Even though the 
devices demonstrated by this group exhibited weak saturation characteristics due to the 
heavily doped Si NWs (-lO^Vcm^) which they used, they showed that in saturation, SB 
lowering could sufficiently explain the dependence of their transistor characteristics on the 
gate and drain fields.[19]
6.2 Si NW Schottky barrier Source-gated transistors
All of the Si NW FETs in this chapter were fabricated as described in the experimental 
Chapter 4. The source and drain (s/d) electrodes were defined on top of the Si NW arrays 
according to the optimised contact area treatment described in Chapter 5. Fig. 6.1 shows 
typical scanning electron microscope (SEM) image and a representative transmission electron 
microscope (TEM) image of the Si NWs used in this study. Fig. 6.1c and d show typical SEM 
images of the fabricated devices with the NWs bridging device electrodes on a Si/SiOi 
substrate. Fig. 6 . le shows a schematic representation of the NW FET configuration, typically 
bottom-gate top contact device structure on a 230nm thick thermally grown SiOi. The Si0 2  
layer was thermally grown on top of a degenerately doped (n^) Si substrate which served as 
the common gate.
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Dram
Figure 6.1 a) SEM  image o f  Si NWs mesh. b) High resolution transmission electron microscope image o f  a 
representative ~30nm diameter Si NW. The inset is the reciprocal lattice peaks o f  the same N W  obtained from  
Fast Fourier Transforms (FFT), typical o f  [100] growth direction, c-d) SEM  images o f  the Si NWs bridging 
device electrodes on Si/Si02substrates, e) Schematic representation o f  the transistor structure showing
multiple NWs in the channel.
6.2.1 Transistor characteristics for Si NW FETs with the different s/d  metal 
contacts
To assess the impact of SBs on the NW FET, three metals with different work function were 
employed as transistor s/d contacts. Fig. 6.2 shows the transfer and output characteristics for 
devices constructed with gold (device 1), nickel (device 2 ) and tungsten (device 3 ) s/d 
contacts. The corresponding work functions of the metals with clean surfaces, in vacuum are 
5.1eV (Au), 4.75eV (Ni) and 4.5eV (W) (After Refs:[5, 6 ]). Due to the low processing 
temperatures which were well below the eutectic temperatures for the selected metals and Si, 
no silicides were expected to form at device contact regions.
As can be seen in Fig. 6.2, the transfer and output characteristics for the devices demonstrated 
typical /7-type accumulation behaviour, consistent with previous reports and experimental 
data in Chapter 5.[7, 14] The basic transistor parameters including subthreshold swing (s-s), 
transconductance (gm = dlfdWc) and on/off ratio exhibited by the devices have been 
extracted and summarized in Table 6.1. Assuming no Fermi level pinning and the influence 
of interfacial states, the upper limits for hole injection barriers ((j)b) can be estimated as the 
difference between the silicon valence band edge (5.17eV) and metal work functions and can
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be taken to be: (j)b(Au) ~0.07eV, (|)b(Ni) ~0.42eV, (|)b(W) ~0.57eV. This was also discussed in 
Chapter 5 (Section 5.4).
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Figure 6.2 Electrical characteristics fo r  Si NW-array FETs with Au, Ni and W source s /d  contacts, a, c, e) 
Transfer scans (IrrVG) fo r  device 1, 2, and 3 respectively, b, d, f )  Output characteristics fo r  the same devices. 
The dashed lines show the progression o f  saturated regime onset.
Subthreshold swing s-s 
(V/dec)
T ransconductance g„, 
(nS)
O n/off
Device! (Au) 1.7 150 10'
Device 2 (Ni) 3 2 2x10''
Device 3 (W) 3.5 0.4 1x10"
Table 6.1 Extracted s-s, and on/off ratio fo r  device 1, device 2, and device 3.
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From the experimental data in Fig. 6.2, it can be seen that device 2 and 3 show striking 
differences to device 1. The output scans in Fig. 6.2b for the Au-s/d contact device resemble 
a FET with apparently high contact resistance, indicated by a non-linear current behaviour at 
low V d  between OV and -5V. Current saturation voltages ( V s a t )  in this device also follow 
typical FET pinch-off behaviour for V s a t ~  V g - V t . [ 6 ]  On the contrary, device 2 and 3 shows 
very well defined ‘linear’ and ‘flat saturation’ regions, with early saturation voltages in the 
range of 0.5-2V which appear to be weakly dependant on V q .
Transfer characteristics for device 2 and 3 (Fig. 6.2c, and 6.2e) also show significant 
differences to device 1 (Fig. 6.2a). For example, the on-currents (Ion) in device 1 (Fig. 6.2a) 
at Vd = -4 V and -6 V are ~3|xA and ~5pA respectively and clearly showing increasing 
current as Vd is increased. However, under the same bias conditions, device 2 and 3 (Fig. 
6.2c and 6.2e) exhibit much lower Ion (~0.2pA, and -0.05 pA, respectively). Ion in these 
devices can be seen to be insensitive to changes in Vd and transistor I-V curves are 
practically indistinguishable at Vd = -4V and -6 V. Clearly, the operation of device 2 and 3 
are markedly different from device I and thus require a different treatment to the standard 
field-effect transistor model.[6 , 20] Shannon and co-workers have previously investigated a 
range of amorphous and poly-silicon (a-Si:H and poly-Si, respectively) devices with large SB 
heights at the source electrodes. The device geometry has also been changed to extend the 
gate electrode over/under the source, with the semiconductor sandwiched between the source 
electrode and the insulator.[l, 21] These devices are called “source-gated transistors” (SGTs) 
because device current is determined by the effective source SB height and current 
modulation is achieved by the electric field induced by the gate acting on the source SB and 
lowering it.[I, 22]
6.3 Si NW FET saturation characteristics
The markedly small V s a t  for device 2  and 3 is an unmistakable feature not attributed to 
normal FET behaviour. [20] For a traditional FET, V s a t  scales with V q  by the relationship 
V s a t  ~  V q  -  V t . [ 6 ,  2 0 ] Indicated by the dashed lines in Fig. 6 .2 b, V s a t  can be seen to shift to 
higher Vd values that clearly lie outside Vd scanning range. On the contrary, the output 
characteristics of device 2 and 3 show an abrupt transition to the saturated regime at 
dramatically lower Vd.
To gain qualitative comparison between V s a t  behaviour in the three devices, V s a t  values 
were extracted from the output characteristics in Figs. 6.2d and 6.2f for device 2 and 3 and
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plotted together with the calculated V s a t  values for device 1 in Fig. 6 .3 . Since V s a t  for 
device 1 is not well defined even at -2 0 V ( V d )  in Fig. 6 .2 b, V s a t  vs. V q  dependence was 
evaluated using the FET expression V s a t  = [ V q  - Vx].[20, 23]
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Figure 6.3 Change o f  Vsat >vith the change o f  V cfor devices 1, 2 and 3.
From Fig. 6.3 it can be seen that V s a t  for device 2  and 3 remain small even at higher V q  
values, whereas the characteristics for device 1 agree well with the general FET model.[6 ] 
The weak dependence of V s a t  with V d  behaviour was previously observed in a-Si:H and 
poly-Si SGTs and this effect can be explained using the so-called ‘dielectric model’ (or 
‘capacitance model’).[21, 24] The dielectric model arises because if sufficient voltage is 
applied to the drain (with a grounded source), the depletion region at the Schottky source can 
be made to extend from the source metal-semiconductor interface right through to the 
semiconductor-insulator interface. Hence, the insulator and the depletion region in the 
semiconductor effectively act as two dielectrics in series. Application of a gate voltage ( V q  >  
V t )  then leads to capacitive coupling between the gate insulator and the depletion region.[l,
25]
6.4 Source-gated transistor operating principles
In this section, the operating principle which governs the SGT and how it differs from a 
standard FET will be explained. In the theme of the present discussion/argument, schematics 
of the SGT structure proposed by Shannon and Gerstner [1] for a-Si:H and poly-Si transistors 
and that of a traditional FET are shown in Fig. 6.4.
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'— Semiconductor Substrate
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Figure 6.4 Differences between a) FET structure in top-gate configuration, and b) Source-gated transistor 
structure. Note that that the gate electrode overlaps both Schottky source contact and FET channel thus
providing good source gate coupling.
There are two key obvious features defining traditional FET from SGTs in Fig. 6.4. These 
are: (1) Ohmic source and drain contacts in a FET, whereas in the SGT, Schottky contacts are 
required at either or at both source and drain regions. (2) The overlapping gate electrode must 
be minimal in a traditional FET to avoid parasitic effects. In the SGT, the gate must overlap 
the source electrode such that the semiconductor material is always sandwiched between the 
gate and the source and drain.[l]
In a traditional FET, the gate modulates the channel conductance and current saturation occur 
when the drain region is depleted of charge carriers at V d  > V g - V t . [ 6 ]  The contact resistance 
is therefore negligible compared to the channel resistance.[6 ] In the SGT, the gate serves two 
functions: (1 ) to modulate the conductance of the channel and (2 ) to modulate the effective 
height of the SB at the source via the source-gate overlap. Current saturation occurs when the 
semiconductor located under the source is depleted at the source metal-semiconductor 
interface right through to the semiconductor-insulator interface, with sufficiently applied Vd 
and at Vg> Vt.
From Fig. 6.4b, a “parasitic” FET of length (L) is created between the source and drain and 
this ensures that in operation, accumulated charge in the channel provides low channel 
resistance that is significantly smaller than the resistance of the reverse biased Schottky 
source contact. As a consequence, a large proportion of Vd is always dropped at the source 
and device current is therefore controlled by the potential barrier at the source. L, the 
“parasitic” FET does not influence the principle operation of the SGT.
Other differences between the SGT and the FET includes: (1) Lower power dissipation. (2) 
Higher output impedance, due to the early V s a t  in Figs. 6.2d and f  for devices 2  and 3 .  ( 3 )  
Immunity to short channel effects leading to better scaling of device geometry. (4) High
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internal fields in the depletion region potentially lead to high frequency operational 
capabilities.
The disadvantages of SGTs however are: (1) Low gm due to SB limited current injection 
mechanism. (2) Lower output current for the same device dimensions as a FET and longer 
channel widths (W) are needed to achieve high output currents. (3) SB implies high 
temperature sensitivity, especially in the off-state. These disadvantages become obsolete if 
for example, the intended application is voltage amplification and not current amplification, 
where high output impedance becomes the critical factor.
6.4.1 Energy band diagram for a p-type SGT
A schematic of the energy band diagram of the SB at the source contact in a p-type metal 
gate-insulator-semiconductor Schottky source contact system, at source pinch-off is shown in 
Fig. 6.5.
In su la tor
S e m ic o n d u c to r
-F (Gate)
Ep(Source)
Figure 6.5 Energy band diagram fo r  the metal (gate)-insulator-semicondutor-Schottky source at Vq »  Vt 
and Vd > Vsource pinch-off- = Schottky barrier height fo r  holes flow ing from  the source contact into the 
semiconductor (channel), Jp = current density due to hole carriers.[21]
Fig. 6.5 illustrates the situation for a SGT operating at Vd > Vsat (or Vsource pinch-off)- Here, 
V s a t  is considered as the voltage required to fully deplete (source pinch-ofl) the 
semiconductor region sandwiched between the source contact and the insulator, qcjib 
represents the effective barrier height which arises from the work function mismatch between 
the metal and the semiconductor. Jp is the current density, which we assumed arise from 
thermal excitation of carriers passing over the top of the Schottky source barrier. qVc is the 
potential bias at the gate electrode and this must be large enough to cause hole accumulation 
in the FET channel.
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According to Shannon and Gerstner [2 1 ], at V g  > V j and V d  > V s a t , the depleted region can 
be regarded as a dielectric in series with the gate insulator. [2 1 ] The electric field (due to V q) 
will then act mostly on the space charge region located near the source. This is because 
significant proportion of Vd will be dropped there. The electric field generated by the gate 
will be coupled to this region. [21, 25] Increasing V q beyond V t induces extra charges in the 
channel. These extra charges will act analogous to surface doping at the source- 
semiconductor interface and effectively reduce the width of the depletion layer. [21, 25]
6.4.2 SGT saturation voltage
In a traditional FET, current saturation can be described using [20]:
^SAT =  Vq — V j  6.1
From Eq. 6.1, when the magnitude of V q is increased by IV , V sat also increases by the same 
magnitude and the change in V sat with V q (AVsat/AVq) is ~1.[6 , 20] The situation is 
however very different in the SGT because the source SB pinches-off first at significantly 
lower V d, much smaller than V sat in a traditional FET operating under similar conditions.[5 ,
26] According to the SGT model, the saturation criterion can be explained by treating the 
depleted semiconductor region as a dielectric, capacitively coupled to the gate. V sat can then 
be described using to the dielectric model in Eq. 6.2.[21]
VsAT = - f ~ f V a - V r )  + K 6 . 2
together with the relation
^ V s A T  — Q A F g/(Q  +  C s )  =  A lp s  6.3
where. Ci represent the capacitance per unit area of the gate insulator, Cs is the capacitance 
per unit area of the depleted portion in the semiconductor, respectively. AVq is the change in 
V q leading to a change in surface potential (AYs), which also equal to AVsat-[1, 2 1 ] K is a 
constant which takes into account the value of Vd required to deplete the semiconductor near 
source SB in the first place. Note that from Eq. 6.3, at V d > V sat, increasing V q by AVq 
above V q - V t leads to a change in surface potential at the semiconductor surface by A%.[27] 
The amount by which the surface potential is changed is equal to the change in the source 
pinch-off voltage Vpinch-off (or AVsat)-[1, 2 1 ]
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6.4.3 SGT on-current
Because current transport in a SGT is controlled by the injection mechanism over a reverse 
bias SB, device output current can be described using a thermal-type emission equation (see 
Chapter 3, Sections 3.4-3.5) . We start with the simplest expression for the current density for 
a SGT type of device usually described by Eq. 3.64 (Chapter 3).[2, 5] However, Eq. 3.64 
predicts that the SB of height (|)b should be voltage independent in the reverse direction which 
is untrue. This is because thermionic emission theory does not account for quantum 
mechanical tunnelling of charge carriers below the top of the barrier with increasing reverses 
biasing. Nor does the theory account to carrier tunnelling through localised surface state and 
the effects of image force barrier lowering.[5, 6 , 16, 26] It has been shown by Andrews and 
Lapselter [1] that the tunnelling current which is not usually account for in the thermionic 
emission model, can be significant and they evoked an empirical dependence of the barrier 
lowering in the form as the missing components to explain their results in metal-silicide 
Schottky diodes. Shannon and Gerstner [21] have also used a barrier lowering dependence of 
the form [25]:
= aE 6.4
as the lowering mechanism induced by a large gate field E to explain the operation of 
SGTs.[25] In either case, barrier lowering proportional to E is a good approximation even 
when there are a number of contributing physical mechanisms, a is an effective barrier 
lowering constant which for ideal Schottky contact is the effective minimum lateral width of 
the depletion region permissible for tunnelling by charge carriers. In this regard, the 
expression for the current in the reverse bias direction in a general situation involving many 
contributing mechanisms may be expressed as [ 1, 27] :
/  ~  U c r y  ^  rJreverse ^  O .J
where Jreverse is the current density in reverse bias, U is a constant, q is electronic charge, (|)b is 
the barrier height, k is Boltzmann’s constant, a is the tunnelling constant, E is the electric 
field in the depletion region and T is temperature (in Kelvin). So, for a given value of E, the 
current increase is given by exp (aE/kT).[24, 25] Using the expression for the dielectric 
model (Eq. 6.3), E in the depletion region is given by:
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E =  £ iE 2 z Z ï l l  =  Zîdi 6.6
Ci+Cs ts ts
We can differentiate both sides of Eq. 6 . 6  and obtain the following relations
dE dVsAT 1 Ci 1
ÔVq ÔVg t s  Ci+Cs t s
6.7
where ts is the thickness of the fully depleted semiconductor sandwiched between the gate, 
insulator and the source.
By substituting Eq. 6 . 6  into Eq. 6.5 for E and differentiating with respect to Vq, the barrier 
lowering constant a can be expressed as:
_  kT (  fd ln jR everse^  /  f^V sA T  1  ^  o
SVa ) ' { - ^ T s ) )
6.4.4 SGT off-state
A factor dictating current transport characteristics in the SGT is the “parasitic” FET that 
separates the source terminal from the drain terminal and the source SB. Current modulation 
is due to the gate field acting on the reverse bias SB at the source and lowering it. This gate 
induced barrier lowering mechanism will only occur if (1 ) sufficient Vd is applied across the 
s/d electrode to fully deplete the semiconductor under the source and (2 ) V t is satisfied by 
sufficient Vq biasing. This ensures that the channel resistance is much lower than the 
resistance of the reverse bias Schottky source diode. The on-current is therefore dominated by 
tunnelling through the top of “thinning” source SB width with increasing Vq> Vt. In the off- 
state, the gate field is not sufficient to begin acting on the source SB and so, current transport 
relies mainly on thermionic emission over the source SB. This feature strongly suggests that 
the loff in SGTs will exhibit positive temperature coefficient and a lightly doped 
semiconductor is required in the SGT for low off-currents.
6.4.5 Similarities between Si NW SGTs and a-Si:H and poly-Si SGTs
The present NW transistor structures have a number of similarities with published a-Si:H and 
poly-Si SGTs. In particular, owing to a common silicon gate leading to significant source- 
gate overlap, the NWs are effectively sandwiched between the s/d and gate contacts, 
separated by the SiOi gate insulator. Moreover, substantial work function mismatch between 
electrode materials (such as the Ni and W s/d in devices 2, 3) and the Si NW valence band
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edge is likely to manifest as high SBs (as already demonstrated in Chapter 5). To further 
explain device operation with Ni and W electrodes, the SGT approach was considered as an 
appropriate working model.[5, 21]
6.5 Depletion profile at the metal-Si NW interface
In the present NW transistors, contact geometry differs significantly from those in ‘planar’ 
thin-film transistors (TFTs). The contact geometry in the present NW SGTs are three- 
dimensional and metal layers effectively ‘wrap’ around the NW as is shown in Fig. 6 .6 . Upon 
formation of the s/d contacts, a thin depletion layer will be created at the metal-NW 
interfaces. We illustrate the formation of an almost fully depleted region under the source 
electrode in Fig. 6.7 by showing the cross-section of the metal-NW interface, at the edge of 
the source contact at different drain voltages.
s/d  electrode 
wrap aromidNW&Dram
m i
zOOnm
Source
Figure 6.6 a) SEM  image showing the NWs bridging device source and drain electrodes, b) Zoom ed image 
showing the metal profile wrapping around the NWs by -75% , thus the remaining 25% o f  the N W  at the SiÛ 2  
interface is not covered by the source and drain metal, this is crucial to explaining the SG T operation in N W
transistors.
In reference to the diagrams shown in Fig. 6.7 for the device geometry in Fig. 6 .le, initially, 
for sufficiently large (negative) Vq and small negative Vd (Fig. 6.7b), the NW-insulator 
interface will be accumulated by holes and the source SB will be under small reverse bias. 
Increasing Vd then results in an extension of the depletion layer at the source (Fig.6.4c).[l]
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Figure 6.7  a) Depletion profile expected at the source Schottky barrier in devices 2 and 3, at Vj) »  OV. b) 
Depletion profile at the source Schottky barrier fo r  0 < V d <  V s a t  (or source pinch-off), c) Source p inch-off at 
Vd = Vsat- Note that the arrows in (b) and (c) represent the electric f ie ld  strength in the depletion region.
6.5.1 Scaling of V sat with V g for the NW SGT
The small diameter of the Si NWs means that the depletion region can extend right from the 
source metal-NW interface to the NW-SiOi interface, provided that sufficient Vd has been 
applied (Fig. 6.7c).[20] Under these conditions, the source is “pinched-off’, unlike traditional 
FETs with ohmic contacts where the drain end first pinches-off at significantly higher Vd 
values.[24, 25] In the SGT (and the present NW SGTs), the voltage required to establish this 
source pinch-off is V sa t-  Further increase in V d  beyond V s a t  simply causes the depletion 
region to extent laterally.[24] From the experimental data in Fig. 6.3, we extracted 
AVsat/AVq to be -0.03 and 0.02 for devices 2 and 3, respectively. Using this data and Eq. 
6.7, the effective thickness of the depletion region at the source (t^w) was calculated to be 
~28nm and -24nm for devices 2 and 3, respectively. Note that here, t^w is the same 
parameter as ts from Section 6.4.3 (t^w == ts). The calculated t^w is in good agreement with 
the average diameter of the Si NWs used in this work (see Chapter 2). This suggests that the 
depletion region at the source SB may indeed extend from the source metal-Si NW interface 
down to the SiOi-Si NW interface. The electric field ( E n w )  in the depletion region in the Si
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NW SGT can be obtained from Eq. 6.6.[25] Enw (= VsatAnw) values were calculated to be 
-1.8x10^ V/cm and ~7 x 10  ^V/cm at V q  = OV and -60V for device 2, and -1.7x1 OVcm and 
-6xl0Vcm for device 3, respectively. Such high fields at the source metal-NW interfaces in 
the two devices are sufficient to induce carrier tunnelling near the top of the SBs.[25] The 
high internal fields can have potential advantages in the switching performance in SB FETs 
over traditional FETs. It has been shown in a-Si SGT that high internal fields could permit 
transistors with significant source SBs to be well suited in high frequency operations. [22]
6.6 Temperature dependent characteristics of NW FET transfer scans
In this section, the temperature stability characteristics of the transfer scans for the present Si 
NW devices will be examined. A consequence of having high SBs at the contacts in the NW 
FETs implies that current operation should be sensitive to variations in the substrate 
temperature. This sensitivity can severely degrade device on/off ratio as a result of increasing 
off-current with increasing substrate temperature.
In this section, discussions will focus on device on-currents (Ion), off-currents (loff), and the 
on/off ratios exhibited by devices 1, 2 and 3. Analysis of these parameters was essential to 
distinguish device 1 from devices 2, and 3. We first discuss the temperature dependence for 
the transfer characteristics for the devices. The transfer scans were measured for the three 
devices at various substrate temperatures under dry N% atmosphere. The results are shown in 
Fig. 6 .8 . For the Si NW FET with the Au-s/d contacts (Fig. 6 .8 a), temperature-dependent 
transfer scans were obtained at room temperature (RT), 30°C, 40°C, 50°C, 60°C, 80°C and 
100°C. For the Ni-s/d contact and W-s/d devices (Fig. 6 .8 b-c), measurements were conducted 
at twelve different temperatures ranging from RT to 150°C.
In an ideal MS junction, current transport mechanism can be described using the Schottky 
emission model. For a situation of low SB s/d contacts, a relatively stable device should be 
expected. This is because the low SB will not impede current flow and will not change 
significantly with temperature. As is shown in Fig. 6 .8 a for device 1, relatively small changes 
are observed for in the 1-V scans between RT and 100°C. This was expected since the high 
work function of Au leads to low SB s/d contacts. As such, stable temperature-dependent 
transfer characteristics were realised in this device. On the other hand, if the SBs at the s/d 
contacts are significantly large ( »  kT), the transistor characteristics will be dictated by 
thermal emission of carriers passing over the top of the SB. This then leads to an increase in 
device current sensitivity with temperature, particularly in the on- and off-currents states of
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such a transistor. These features appear to be the case in Fig. 6 .8 b-c for devices 2 and 3, 
respectively.
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Figure 6.8 Transfer scans as a function o f  substrate temperature fo r  the Au-s/d, W-s/d and N i-s/d contact
devices. The drain bias was -6V.
6.6.1 Analysis of Ion, loff and on/off ratio
Based on experimental data in Fig. 6 .8 , further analysis of the experimental data was 
performed. This included the behaviour of Ion, Lm and on/off ratios. These parameters have 
been extracted from the transfer scans at V d  = -6 V and V q  = -60V. loff was extracted from 
the transfer scans at V q  in the off-sate. The results have been summarised in Fig. 6.9. To 
obtain the activation energy (Ea), Arrhenius plots of the from shown in Eq. 6.9 were used. [15]
X  = Xr,e - m 6.9
where X can be En or Eff, k is Boltzmann’s constant (in eV) and T is temperature (in Kelvin). 
Extraction of Ea from device output currents in the two extremes (on- and off-states) 
permitted the determination of an effective barrier height without making any assumptions 
about the electrically active s/d contact areas. This is particularly true in the present situation 
where multiple Si NWs of variable diameters represented the channel. From Fig. 6.9, Ea for
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the devices were calculated from the slopes (Is vs. 1/kT) of the plots, Ea was evaluated from 
the extracted Ion values to be -O.OSeV, +0.13eV and +0.16eV for the Au-s/d (device 1), Ni-s/d 
(device 2), and W-s/d (device 3), respectively.
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• Ni (device 2) 
^ W (device 3) Eo = -O.OSeV
= +0.13eV
28 30 36 38 40
■ Au (device 1)
•  N i  (device 2)
* W (device 3)-10
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Figure 6.9 a-b) Extracted I  on, 1 /kTfor the devices 1-3. c) on/off ratio vs. T (K) fo r  the devices.
The small negative Ea attained by device I indicates a reducing Ion with increasing substrate 
temperature. This happens because the channel conductance is becoming limited by phonon 
scattering at high substrate temperatures. The high positive Ea attained in devices 2 and 3 
suggests that Ion is strongly influenced by the substrate temperature, in accordance with what 
should be expected in a transistor with high SBs. Ea attained from the devices in the off-state 
( lo ff )  were extracted from the slopes of the plots in Fig. 6.9b to be ~0.06eV, ~0.36eV and 
~0.40eV for devices 1, 2 and 3, respectively. A small positive Ea was attained for device 1 in 
the off-state. On the other hand, much larger Ea values were calculated for devices 2 and 3. 
We note that Ea in the off-state for the latter two devices was much larger than Ea for the 
same two devices in the on-state. This demonstrates that the gate has a strong effect on the 
effective SB height in these two devices. From the plots of the on/off ratios vs. temperature, it 
can be seen that the devices exhibited reducing on/off ratios with increasing substrate 
temperature. The negative Ea attained by device 1 in the on-state hints that device current is 
not controlled by the contact barrier, but probably by the change in the channel conductance.
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This small Ea further demonstrates the significantly lower barrier height at the Au-Si 
Schottky contacts in this device.
The large positive Ea attained by devices 2 and 3 in the off-states suggest that loff is very 
sensitive to changes in the substrate temperature in these devices. In the off-state, carriers see 
higher effective barriers (~0.36eV and 0.4eV respectively). With increasing substrate 
temperature, carriers gain sufficient energy to either tunnel or overcome the SB and thus loff 
increases rapidly, leading to degradation of the on/off ratios in devices 2 and 3.
6.6.2 Temperature-dependence of gm in the Si NW transistors
Based on experimental data (Fig. 6 .8 ), the peak transconductance (gm) was extracted at the 
different temperatures using:
5m = 1 ^  6 . 1 0
Fig. 6.10a-c shows the gm values for devices I, 2 and 3 at the different temperatures. The 
peak gm values attained by the devices are also presented in Fig. 6.10d as Arrhenius-type 
plots (gm vs. I/kT). A striking difference can be noted in Fig. 6.10 between the temperature 
dependence of gm for device I and devices 2 and 3. From Fig. 6.10a, gm can be seen to fall as 
substrate temperature is increased. For devices 2 and 3, gm increases with substrate 
temperature (Fig. 6.10b-c). From the Arrhenius plots of gm (gm vs. I/kT), Ea values were 
extracted to be -0.06eV, +0.09eV, +0.I3eV for devices I, 2 and 3, respectively.
From the experimental data in Fig. 6.10, there are some distinct differences which must be 
highlighted in the general features of gm vs. Vg for the devices. The first important 
observation relates to device I (Fig. 6.10a). For this device, gm exhibits a strong peak at 
around V q = -lOV. However, with increasing (negative) Vq, gm decays very rapidly. This 
occurs because beyond V q > Vj, the conducting channel in this device is fully formed and a 
constant mobility is established. Thus dls/dVc exhibits a negative slope beyond Vt. The 
second important observation relates to devices 2 and 3 in Fig. 6.10b-c which exhibits strong 
peaks at V q = ~-4V. These peaks then fall abruptly, rising again with a shallow gradient. This 
can be attributed to the effects of the gate acting on the reverse Schottky source barrier and 
lowering it.
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The negative Ea in gm exhibited by device 1 in Fig. 6.10d is an inherent property of traditional 
FETs with ohmic or very low SB s/d contacts (< O.leV). This feature is often referred to as 
“negative temperature coefficient” which is an important transistor parameter in high 
performance FETs where device output currents are very weakly influenced by temperature. 
At high temperatures, collisions between carriers and defect sites in the channel become 
significant thus making it increasingly difficult to modulate the channel conductance with the 
gate. This feature leads to uniform temperature distribution in the device active area and 
prevents “thermal runaway” of the output current. The existence of significant SB in devices 
2 and 3 leads to positive Ea in gm of ~0.09eV and 0.13eV, respectively.
As has been pointed out by Knoch et al [15], significant SBs in NW FETs lead to effective 
screening between the Schottky contact regions (responsible for current transport) and the 
channel area. This results in positive temperature coefficient in gm and ultimately device 
mobility. This effect was observed in devices 2 and 3 (with Ni-s/d and W-s/d contacts, 
respectively) where by gm increases with increasing substrate temperature. Scattering in the
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channel (in the parasitic FET) has no influence on the Si NW SGT mobility since the limiting 
effect is thermally stimulated emission of carriers across the source SBs.[21]
6.7 Temperature-dependent behaviour of the Si NW FET output scans
In this section we present the experimental data for the temperature-dependent behaviour of 
output characteristics for devices 1, 2 and 3. Analysis and discussions in this section will 
focus mainly on three key features that distinguished device 1 from devices 2 and 3. These 
may be understood as: (1 ) the stability of the change in V s a t  with gate ( A V s a t / A V q ) .  (2 ) 
Activation energies (Ea) of the current-voltage saturation characteristics for the devices at low 
Vd (-6 V) and at Vg = OV. E& in this region of device operation was particularly useful for the 
extraction of effective barrier heights (ct)b) not influenced by Vq. (3) Analysis of the barrier 
lowering (A^) induced by the gate was also determined from Ea values at the different Vq. 
Fig. 6.11, 6.11 and 6.13 shows the progression of the output curves for the devices at 
different temperatures. In each figure Vq values are also stated on the plots.
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6.7.1 Progression of device current with temperature
From the general progression of the output scans for the devices in Figs. 6.11-6.13, some 
observations can be made which confirm that the operational principle of device 1 is 
markedly different from devices 2 and 3. For device 1, at Vq = OV, the drain current can be 
seen to increase with increasing substrate temperature (Fig. 6.1 la). This can be explained by 
the small energetic barrier which was shown to exits at the Au-s/d contacts in this device (see
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Chapter 5, Section 5.4). Notably, the drain currents can also be seen to fall with increasing 
substrate temperature (at Vq > OV) and resembles the progression of Ion for the same device 
in Fig. 6.9a. The lowering of the drain current with increasing temperature at V q  > OV (Fig. 
6.11b-d) can be attributed to an increase in phonon scattering in the channel. On the other 
hand, the progression of the currents in devices 2 and 3 can be seen to exhibit positive 
temperature coefficient, irrespective of V q. In these two devices, at V g = OV, weak current 
saturation characteristics can be seen (Fig. 6.12a and Fig. 6.13a). This can be explained by 
the interplay between the highly resistive channel and the reverse bias source Schottky diode. 
At V g > V t and V d > V sat, the conductance of the channel becomes significantly higher than 
that of the reverse bias source thus the drain current is therefore controlled by: (1) thermal 
generation of carriers passing over the source SB and possible tunnelling effects. (2) 
Effective manipulation of the barrier height by the gate field (due to Vg). At higher negative 
Vg values, the drain current still exhibits positive temperature coefficient because the 
incremental change in the SB at the source at higher Vg values is small. This effect leads to 
an apparent increase in gm (Fig. 6.10b-d) with increasing substrate temperature.
6.7.2 Behaviour of AVsat/AVg vs. temperature for the Ni-s/d and W-s/d 
contacted devices
Based on the experimental data presented in Fig. 6.12-6.13, the change in Vsat with Vg 
( A V s a t / A V g )  was extracted at the different temperatures. We note that it was not possible to 
easily extract this quantity for device 1 as V s a t  lie outside the measurement range. A  plot of 
the extracted A V s a t / A V g  for device 2  and 3 are shown in Fig. 6.14. In this figure, the small 
A V s a t / A V g  confirms SGTs behaviour in these two devices thus we can apply the capacitance 
model as we show in Section 6.7.3.[4]
From Fig. 6 . 1 4 ,  A V s a t / A V g  remains fairly stable at - 0 . 0 3  ( ± 0 . 0 0 5 )  and 0 . 0 3  ( ± 0 . 0 1 6 )  for 
devices 2  and 3 ,  respectively. Negative A V s a t / A V g  was attained in device 2  beyond 1 0 0 ° C .  
This may be due to the interfacial properties at the Ni-Si NW interface. Current-voltage 
characteristics across the source Schottky diode may therefore result from the combined 
contribution of: ( 1 )  tunnelling through localised states and thermal emission over the SB. ( 2 )  
Charge trapping and de-trapping events at the metal-NW interface. [ 1 6 ]
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6.7.3 Temperature behaviour of I n w  for the Ni-s/d and W-s/d contacted 
devices
The effective thiekness of the depletion layer (t^w) at the source region can be calculated 
using the capacitance model. From Eq. 6.3 we can derive the following equation:
I^ VSAT
AVg
Ci 6.12
where ti and 8 i represent the thiekness (230nm) and dielectric constant of the gate insulator 
(SiOi). Using Eq. 6.12, Inw was obtained from the extracted AVsat/AVq values in Fig. 6.14  
for devices 2 and 3 and plotted as a function of substrate temperature in Fig. 6.15.
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From Fig. 6.15, Inw for device 3 was calculated to be ~24nm at RT. This value fell to -lOnm 
at 75°C and then increased steadily to ~35nm at 150“C. For device 2, tnw was fairly stable at 
~30nm (±2nm) between 22°C and 70°C. This value then fell to ~19nm at 100°C. The exact 
nature of such trends may require: (1) Exact knowledge of the cylindrical NW-metal interface 
morphology and composition. (2) Knowledge of the surface chemistry and possible variations 
between the NWs that forms the channel, which cannot easily be established.[21, 25] (3) 
Understanding the limitations of the capacitance model developed for planar SGTs based on 
a-Si:H[22] and poly-Si.[28]
6.8 Gate induced effective barrier lowering
Due to low temperature processing and nanowire surface layers resulting from the SFLS 
growth technique [28], the formation of atomically clean contacts between the Si NW core 
and metal s/d contacts was very challenging.[5, 6 ] The effective barrier height ((j)b) at the 
NW-metal interface may contain various contributions due to the energetic work function 
differences, influence of surface states, interfacial layers, as well as interface states resulting 
from the interface chemistry between the metal contacts to the Si NWs.[6 ] Rigorous 
treatment of the NW transistor current-voltage characteristics therefore requires knowledge of 
the exact transport phenomena at the NW-metal interface and also within the transistor 
channel. Within the context of the SGT model, some simplifications can be made by 
considering an effective barrier and assuming that the transistor current was mostly due to
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injection over/through the top of the barrier. A large gate field ensures that the channel 
conductance is high due to accumulated charge carriers and thus we expect contact effects 
associated with the high SB to dominate transistor current-voltage characteristics. As we 
show below, the effective barrier lowering can occur in devices 2 and 3. The exact nature of 
the barrier lowering can be due to a number of processes including: (1) image force potential; 
(2) hopping phenomena, (3) field emission; (4) Quantum mechanical tunnelling etc.[6 , 20]
In this section, with the exception of device 1, activation energies were extracted from the 
saturated currents at the different Vq values in Fig. 6.12 and Fig. 6.13. The data was then 
examined to establish the extent by which the gate lowered the effective source SB. The 
regions where the saturation current were extracted from the experimental data in Figs. 6.12 
and 6.13 was at Vd = -6 V. At this voltage, the author assumes that the source Schottky diode 
was fully depleted and current modulation was due to the source-gate barrier lowering.
Fig. 6.16 shows Arrhenius plots (Eq. 6.9) of the extracted saturation currents. Table 6.2 
provides a summary of the Ea values at the different Vq values for the devices. The devices 
were not necessarily in the off-state at V g = OV. Ea values at V q = OV were calculated to be 
~0.1eV, ~0.34eV and ~0.38eV for devices 1, 2 and 3, respectively. The data presented for 
device 1 (though not in saturation at Vd = -6 V) in Fig. 6.16a confirms the low SB height in 
this device and explains the more traditional transistor behaviour, with the device exhibiting 
high drain currents. For device 1, Ea can be seen to rapidly fall from a positive value 
(+0.1 eV) at V q = OV, to a constant negative value roughly -0.1 eV at V q > -20V ( V q) . This 
behaviour is consistent with the behaviour already analysed in Section 6.5.[20] Again, the 
negative Ea at high Vq values demonstrates that the output current in this device was 
controlled by the channel conductance not restricted by SB contacts.[6 ] Ea was extracted to 
be ~0.34eV and ~0.38eV for devices 2, and 3 at V q = OV, respectively (Figs. 6.16b and 
6.16c). The extracted Ea values are lower than expected for lightly doped /?-type Si with Ni-Si 
and W-Si Schottky contacts.[6 , 26, 27] As stated previously, the presence of surface layers 
including native oxide on the NW surface may be the reason for this departure.[l] Crucially, 
Ea is clearly seen to fall with increasing Vc by ~3meV per gate voltage, reaching a minimum 
of ~0.13eV and -O.lSeV (at V q -  -60V) for devices 2 and 3, respectively. The reducing Ea 
with increasing Vq confirms that the source SB is being lowed by the gate field.[6 ]
Assuming that there is uniform emission of charge carriers passing over/through the top of 
the reversed source barrier, the effective barrier lowering constant (a for holes) in Eq. 6.5 can 
be estimated to be ~1.4nm and ~0.8nm for devices 2 and 3, respectively. Typical value for a 
(for electrons) in «-type bulk silicon is ~2.5nm.[5, 6 ] But in this situation, because holes have
190
higher effective mass, lower values of a were expected, which are indeed measured. On the 
other hand, interfacial layers may also lower a.
Ea at Vg = OV 
(eV)
Ea at V g — 20V  
(eV)
Ea at V g =  -40V  
(eV)
Ea at Vg — 60V  
(eV)
Device 1 (Au-s/d) 0.1 -0.1 -0.1 -0.1
Device 2 (Ni-s/d) 0.34 0.20 0.15 0.13
Device 3 (W-s/d) 0.38 0.21 0.19 0.18
Table 6.2 Activation energies fo r  the Au-s/d, N i-s/d and W-s/d contact S i N W  FETs at Vg = -OV, -20V, -40V
and -60V.
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6.9 Modelling the current-voltage behaviour
In support of experimental measurements, 2D numerical simulations have been performed 
with the help of Dr Radu Alexandra Sporea at the University of Surrey using Silvaco Atlas 
software on a thin-film approximation of the device structure. The Si NWs in the channel 
were collectively described to be 25nm-thick thin-film of lightly doped j9-type silicon with 
low defect density. A SiOi layer of 230nm separated the semiconductor from the gate 
electrode, and the channel length (L) was set to 2.5pm. The SB model was used to describe 
the source contact with the height of the source barrier being set as low (0.19eV), medium 
(0.37eV) and high (0.72eV), which are comparable to measured SB values.
Output and transfer characteristics were computed using this 2D structure, for the three 
barrier heights. The results are illustrated in Fig. 6.17, where a series of transfer curves 
describe the evolution of Id as the source barrier height was changed via appropriate 
parameters. For the structure with the highest barrier for hole transport, the current was low 
and for lower barriers the current was predictably higher.[l, 25]
Of particular relevance to the present discussion is the modulation of Id by Vg (at Vd = -4V 
and -6 V) when the source barrier is set to 0.37eV and 0.72eV. In Figs. 6.17c and e, the 
current does not change when Vd is increase from -4V to -6 V. This is because the current is 
no longer controlled by the channel conductance but instead by the source barrier and the 
effective manipulation of the gate field acting on it. Moreover, Vd values of -4V and -6 V are 
above the saturation voltage ( V s a t )- This is shown clearly in the output characteristics in Fig. 
6.17d, and f, where Id after saturation (—2V) does not change for higher values of Vd- 
The output scans also reveal further similarities to experimental data (in Fig. 6.2) as follows:
(1 ) small change in V s a t  with V q  and (2 ) “flat” output characteristics at V d  > V s a t  (low 
output conductance). The small change of V s a t  with V q  allows these devices to dissipate less 
power than a conventional FET operating at the same current for improved energy 
efficiency.[2 2 ] The small change in V s a t  with the gate is an essential performance factor in 
analogue amplifiers and signal processing stages, which could enable high performance 
analogue blocks based on NWs to be integrated in circuits made using low cost 
technologies.[l]
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6.9.1 Simulation of carrier concentration profile
Numerical analysis of carrier concentrations at the source and in the “channel” further reveals 
the saturation mechanisms in the simulated structures in Fig. 6.18 showing vertical cross- 
sections of parallel source-gated transistor. In the figure, the dark contours represent the 
depleted part of the semiconductor sandwiched between the source contact and the gate 
dielectric.
For large negative Vq, and small negative Vd, the depletion barrier at the source can be seen 
extracting carriers from underneath the source (Fig. 6.18a). As Vq reaches Vsat = 
VG[Cj/Ci+CNw], the semiconductor pinches-off underneath the source leading to saturation in 
the I d  (or I s ) ,  Fig. 6.18b. When V d  is between Vsat and V s a t _ f e t , the semiconductor region
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between the source and the drain behave as a normal FET channel in the linear region ( V d  <  
V s a t _ f e t )  but the current saturates at low V d  due to the source pinch-off. Changes in V d  in 
this regime will therefore have little impact on the magnitude of Id, since the pinched-off 
source region screens the source from the penetrating electric field generated by the Vd- If Vd 
is increased further, the NW eventually pinches-off at the drain as in conventional FETs, 
where V s a t _ fe t  is equal to V q - V t . This situation is illustrated in Fig. 6.18c.
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Figure 6.18 Numerical simulations o f  the structures showing the concentration o f  majority carriers (holes) in 
the semiconductor fo r  three increasing values o f  drain voltage: a) before the onset o f  saturation at the source 
(Vj) < VsAT< Ksat_fet)- b) A t source pinch-off (Vj) > Vsat< Vsat^ fet)- c) Pinch-off at both the source and the 
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6.9.2 Simulated source barrier lowering
Additional simulations with barriers of 0.19eV, 0.37eV and 0.72eV have been performed and 
the barrier lowering caused by the gate field for the simulated structures are illustrated in Fig. 
6.19.
= 0.19eV
= 0.37eV
>  0 .6 -<u
0.4- __________
0 . 2 -
0.0
-20 -15 -10 ■5 0
Gate voltage (V)
Figure 6.19 Activation energy o f  the drain current w. applied gate bias fo r  the simulated structures fo r  three 
source-barrier heights. The effective barrier height decreases with applied gate f ie ld
Increasing the gate field reduces Ea for current transport across the source SB. This correlates 
well with the measured data (Table 6.2). In the extreme case of a low SB being pulled down 
by the gate field, Ea can become negative, hinting that the barrier has stopped being the 
controlling mechanism for the current. As such the device will operate as a normal FET.[29, 
30] Based on the discussions in this section, the numerical simulations of a planar structure 
represent only a first-order approximation of the fabricated device geometries. However, it 
provides a model for the physical processes involved. We have also observed very good 
agreements between the calculated and experimental data.
6.10 Summary
This chapter has dealt with silicon nano wire-array source-gated transistors where the active 
layer was processed from solvent based Si NW ‘inks’. Device electrodes were deposited in a 
more traditional way using photolithography. Electrical and computational analysis based on 
three silicon nanowire-array transistors with Au, Ni and W source and drain contacts were 
made. With Au contacts, the current-voltage characteristics exhibited traditional field-effect
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transistor behaviour. Activation energies for hole transport were -0.1 eV at zero gate voltage. 
For this device, operating currents > lpA  were realised. Current-voltage characteristics were 
in agreement with the saturation behaviour of traditional field-effect transistors. In contrast, 
devices with Ni or W source and drain contacts collectively exhibited lower operating 
currents resulting from the Schottky source contacts. Activation energy assessments of the 
saturated currents revealed effective barrier heights of ~0.34eV and -0.3 8 eV for the Ni and 
W devices, respectively. The measured barriers were assigned to the source contact due to 
reverse biasing effects in operation. These devices did not conform to conventional field- 
effect transistor rules and were characterised by two key defining features: (1) Drain current 
insensitivity to the magnitude of the drain voltage above saturation and (2) Very low 
saturation voltages even at very high gate voltages. Further investigation of the Ni and the W 
devices revealed an entirely different operating mechanism that could be explained using the 
source-gated transistor concept in which saturation occurs when the reverse biased Schottky 
barrier source is depleted of charge carriers. Measurements of activation energies of the 
saturated currents revealed that the effective barrier heights at the source were indeed pulled 
down by the gate thus supporting the gate induced barrier lowering mechanism. The change 
in saturation voltage with the gate voltage for a transistor made in this way can be some 50 
times less than in conventional field-effect transistors. The small change in saturation voltage 
with the gate allows nanowire field-effect transistors with significant Schottky source barriers 
dissipate less power than a normal field-effect transistor operating under similar conditions 
and suggests solution based assembly of field-effect transistors using nanowire-arrays at low 
temperature can offer improved power efficiency. Using the capacitance model originally 
proposed by Shannon and Gerstner for a-Si:H and poly-Si source-gated thin-film transistors, 
the depletion region at the reverse bias source in the Ni and W Schottky barrier devices was 
shown to be on the order of the average nano wire diameter. This suggested that the gate 
coupling effect was established near the source electrode during transistor operation. 
Changing the gate voltage changed the source Schottky barrier height, effectively lowering it. 
The lowering of the barrier was verified by looking at activation energies which decreased by 
as much as 60% when large negative gate voltages were applied.
Furthermore, 2D simulations have successfully reproduced experimentally observed features 
of the nanowire source-gated transistors including early saturation, ‘flat’ transistor current- 
voltage curves after pinch-off, subthreshold behaviour and even the level of currents at 
similar biasing conditions, assuming comparable barrier heights.
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These features are ideally suited in printed electronic approaches for the construction of 
nanowire based source-gated transistors. Device printing and deposition steps are being 
demonstrated for organic-based transistors [31], but they offered limited reproducibility in 
printed electrode line widths and also exhibited dielectric thickness variations. The source- 
gated transistor current-channel length independence, combined with the small sensitivity of 
the gate dielectric thickness variations mitigates both problems. With the source-gated 
transistor design, sub-micron transistor channel lengths can be achieved by printing, as 
demonstrated by ink-jet printing of two inks with self-dewetting properties. Such techniques 
for source-gated nanowire transistors will allow a double advantage, firstly the insensitivity 
of the source-gated transistor to short channel effects, and secondly, the high internal field 
achieved makes the source-gated transistors ideal in high frequency operations compared 
with traditional field-effect transistors.
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7.0 Influence of surface states on germanium nanowire field- 
effect transistor characteristics
7.1 Introduction
Amongst the many semiconducting nanowires chemically derived through synthetic means, 
germanium nanowires are perhaps the least studied, in terms of the quantity of published 
data.[l, 2] Germanium (Ge) is a group IV semiconductor with a small band gap (0.67eV), 
high electron (3900 cm^Ws) and hole (1900 cm^Ws) mobility.[3] The high carrier mobility 
in Ge is due to the relatively small effective mass for both carriers in germanium when 
compared to silicon (Si). This high mobility makes Ge an attractive material for high-speed 
electronic applications. Yet, for over 40 years. Si still remains the material of choice in the 
semiconductor industry.[3] In the past, the development of Si MOSFETs was driven by the 
superior interface which naturally forms between Si and its oxide.[3] Since Si and Ge are 
both group IV semiconductors, one would expect similar characteristics for silicon and 
germanium oxides. However, there are profound differences between them. For example, 
SiOi is chemically stable, whereas germanium dioxide readily dissolves in water to from Ge- 
(0 H)4  and it does not provide an effective barrier against source-gate leakage currents in 
field-effect transistors. [1, 2, 4, 5] The two types of germanium oxides that grow 
spontaneously on the surface of Ge (including Ge NWs) are GeO and Ge0 2 .[6 ] These oxides 
have poor insulation properties, with particularly high affinity for water to such an extent that 
water molecules trapped in GeOi cannot be desorbed even in vacuum. Moisture trapping can 
result in severe hysteresis effects in Ge-based devices.[l]
Early work on the field-effect behaviour in Ge (films) by Kingston and McWhorter[7] and 
Morrison[5] and others have revealed the following: (1 ) GeOi has an affinity for the uptake 
of polar species and other gases from the ambient leading to profound effect on its field- 
effect characteristics including unacceptable current levels in the off-state, (2 ) time- 
dependent relaxation in the field-effect induced surface conductance, (3 ) field-effect 
hysteresis, (4) localised electronic states with energy levels distributed throughout Ge band 
gap resulting in a space charge (band bending) that extends deep into Ge. These problems 
will be discussed in this chapter.
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The surface related states in Ge are schematically illustrated in Fig. 7.1. According to the 
literature, depending on the adsorbed moiety, it is possible for the surface to behave either as 
^-type or M-type irrespective of the doping in the bulk. [4]
Vacuum level
Interface states 
at Ge-GeOv
GeO,Ge(bulk)
Figure 7.1 Energy band diagram at the interface between Ge and GeO„ Ep  = Fermi level and Ei -  intrinsic 
Fermi level = bulk potential, = surface potential, Os ^ work function o f  GeOj^[4]
In Fig. 7.1, the space charge region is described by the bulk potential (Ep -  Ei) and the surface 
potential ((J)b and ^s, respectively). The oxides that form on Ge are also included in the 
diagram and are represented as a potential barrier at the interface. Note that in this present 
example the germanium sample is w-type and a positive value of (()b corresponds to excess 
electrons (^-type) whilst negative (j)B values are for excess holes. In addition to these allowed 
states in the semiconductor, it is also assumed that there exist distributions of states at the 
surface due to the presence of defective GeO^  ^which are represented as squares in the figure. 
Elad there been no surface states, under thermal equilibrium, the net charge at the surface will 
be zero, assuming zero external applied field. This situation would be satisfied by a constant 
(j)B from bulk to surface (where = ^s)- Suppose, now, surface states are added by 
introducing a thin layer of GeO;  ^ as in Fig. 7.1, there will be a net charge which will be a 
function of the positions of Ep and (j)s. In this present case, the surface states will contain 
excess electrons if ({)§ were equal to ^b and so the energy bands (E c , E y , and Ej) bend upwards 
at the surface, producing excess holes in the bulk which reduces the excess negative charges 
in the surface states. Thermal equilibrium is established when the charge due to excess holes 
in the bulk is equal and opposite to the charge due to excess electrons in the surface states. In 
general, there will also be a constant charge associated with the surface states, independent of 
the surface potential (t>s. The latter will depend on whether the surface states are donor or 
acceptor type.[4, 8 ]
In the presence on an external electric field perpendicular to the Ge surfaee (as will be the 
case in a field-effect transistor), charge neutrality criterion ensures that the net charge in the
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bulk plus the net charge in the surface states are of the right magnitude and sign, such that the 
field is terminated in the space charge region (see Chapter 3, Section 3.1). In most lightly 
doped bulk semiconductors, these net charges are mobile and can be made to flow on the 
surface. [3] However, in Ge, it has been shown that up to 90% of the extra charges induced on 
the surface are immobile and cannot be made to flow easily as a direct result of the capturing 
processes associated with the surface states at the Ge-GeO;  ^interface. [4]
There are several ways in which GeO;  ^ can be removed. The first method is based on 
annealing samples in high vacuum at temperatures >450°C.[6] However, following annealing 
and removal of samples from vacuum chamber, oxide quickly grows upon exposure to 
ambient conditions. The second method is based on chemical etching of the Ge surface using 
hydrofluoric acid (HF) or hydrochloric acid (HCl). GeO^ c removal by HF and HCl terminates 
Ge surface with H-Ge and Cl-Ge, respectively. However, both have limited stability in 
ambient air.[l, 6 ]
Hanrath and Korgel [9] have developed thermally initiated hydrogermylation reactions with 
alkenes that produced chemically stable, covalently bonded organic monolayer coatings on 
Ge NWs. However, they have not been able to demonstrate Ge NW based FETs exhibiting 
transistor characteristics that can rival those reported in other semiconducting NW FETs in 
the literature. In this regard precise control of Ge surface properties which so often dominate 
its electrical properties will be important. Wang et al [2, 10], and Tang et al [11] have 
demonstrated the passivation of Ge NW FET channel area with Atomic Layer Deposited 
(ALD) metal-oxide dielectrics like hafnium oxide (HfOi) and aluminium oxide (AI2O3) 
which can effectively eliminate undesirable effects such as surface leakage currents, 
hysteresis, low on/off current ratios typically exhibited by Ge NWs FETs. Whilst metal-oxide 
dielectrics have been shown to offer great promise, they present limited compatibility with 
low temperature, printable electronic fabrication approaches. This is due to the following 
reasons: (1) ALD deposition is slow, and requires several hours to achieve a few nm layers.
(2) ALD deposited films still require thermal annealing at considerably high temperatures to 
improve the metal-oxide dielectric-Ge NW interfaces, thus limiting their compatibility with 
most plastic substrates.
In this chapter, we present some phenomenological experimental observations, which were 
made when working with the supercritical-fluid-liquid-solid (SFLS) grown Ge NWs as the 
active channel in FETs. These NW FETs were fabricated as bottom-gate (BG) FET 
structures on standard Si0 2 /Si substrates (see Chapter 4). In order to minimise the adsorption
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moisture on the Ge NWs, these devices were characterised in a dry N2 filled glove box. In 
this chapter discussions will focus on:
• Intrinsic GeNW FETs with different source and drain metal contacts
• Field-effect hysteresis and source drain current time-dependent relaxation
• Temperature-dependent current-voltage characteristics
• Surface modification/passivation of Ge NW-array FET channel area.
7.2 Ge FETs with different source and drain metal contacts
The transfer characteristics for the representative tungsten (W), chromium (Cr), nickel (Ni), 
gold (Au) source and drain (s/d) contacted Ge NW FETs are shown in Fig. 7.2. As can be 
seen, all scans (irrespective of the metal source-drain electrode) are characterised by: ( 1) 
modulation in both negative and positive Vg quadrants, characteristic of ambipolar transport 
behaviour, (2 ) similar current magnitudes in the positive and negative Vq quadrants, (3 ) high 
sub-threshold swings, indicative of the existence of surface states, (4) high off-currents in the 
10s of nA range.
The high device off-currents (Lff) and the high subthreshold swing (s-s) can be attributed to: 
(1 ) surface leakage current due to defective GeO;  ^and adsorbed species that can trap charge 
carriers, (2) effective screening of the Ge NW surface by the trapped charges in the GeO;  ^
leading to parasitic effects, where full depletion cannot be achieved.
The ambipolar characteristics in the Ge NW FETs in this work contradict observations made 
by Hanrath et al [9], and Schricker et a/ [12] for SFLS grown Ge NWs, where only j9-type 
characteristics were observed. It is well know that GeO^  ^ contains high density of surface 
states (~10^^/cm^).[7] These states can lead to Fermi level pinning and result in small changes 
in the effective barrier height for electrons and holes irrespective of s/d contact work 
function.
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Figure 7 .21-V characteristics fo r  Ge N W  FETs. a) Transfer characteristics o f  FETs with different source 
and drain contact metals. A ll scans were obtained at Vsd= -IV. The devices demonstrated ambipolar 
transistor transport behaviour. Variations in devices* on-currents may be attributed to different densities o f  
Ge NWs in FET channels, b) p-type and n-type output characteristics o f  a Ge N W  FET with N i-s/d contacts.
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Figure 7.3 Various metal work function with respect to an intrinsic Ge conduction and valence bands.
In reference to Fig. 7.3, we consider an ideal situation of the metals that have been used as 
Schottky s/d contacts to the Ge NWs. Let us assume that the metals form clean interfaces
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with the Ge NWs, without any surface states. The work functions for the metals may be taken 
as: 4.5eV (Cr), 4.55eV (W), 4.75eV (Ni) and S.leV (Au) (after Refs:[3, 13]). The 
corresponding barrier heights for hole transport will be: 0.12eV, 0.19eV, 0.18eV, O.OSeV and 
for electron transport will be: 0.55eV, 0.48eV, 0.49eV, and 0.59eV for the aforementioned 
metals, respectively. On this basis, we should expect the metals used in this work to 
contribute more to hole transport as opposed to electron transport. Since the hole barriers are 
significantly smaller than they are for electrons. However, this is not the ease, as transistors 
are clearly showing ambipolar transport behaviour with similar current levels (Fig. 7.2a) for 
p-typQ and M-type accumulation.
The field-effect ambipolar characteristics of the Ge NW FETs are further revealed in the 
representative n- and p-type output scans for a Ge NW FET with Ni-s/d contacts in Fig. 7.2b. 
In this figure, Vd was varied between -5 and 5 V and the gate was stepped from ±30V to 
±40V (negative to positive Vq for w-type and positive to negative for p-type). Here, almost 
identical current levels were attained, independent of the carrier transport type. This result 
further indicates that injection barriers for holes and electrons are comparable. There are 
several reasons that can explain the comparable injection barriers for the two carrier types. 
These are: (1) high impurity concentration (from synthesis) that can introduce deep traps on 
either side of the intrinsic Fermi level in the Ge NWs, (2) interface properties at the metal-Ge 
interface, which will also introduce states for the two carrier types, (3) screening effect of 
surface layers that can screen the Ge NW cores from the external potential (V g )  and result in 
modulation being caused by redistribution of charges in slow surfaee states (Fig. 7.4).
a) Ec fo r  surface oxide
■c —
Mid-gap Fermi level
Accumulated
holes
Surface state 
At < Eg/3 above
Ev for surface 
oxide
Mid-gap Fermi level
Metal
Figure 7.4 Simplified energy band diagram showing band bending due to surface layers inducing traps close 
to the valence band edge in the Ge NWs. a) Before depositing metal contacts, b) After depositing metal 
contacts. Fermi level pinning causes the barrier height fo r  electrons and holes to be similar (ie. = /tht)
irrespective o f  metal work function.
Fig. 7.4 illustrates band bending in Ge NWs incorporating surface states. Only traps with 
energies close to the valence band edge are shown. In general, trap states can be distributed 
uniformly throughout the Ge band gap.
206
7.2.1 Current-voltage hysteresis
The presence of surface states in Ge NWs also manifests itself in time-dependent trapping of 
charge carriers. This phenomenon should be apparent from FET transfer scans. This is 
because the application of the Vg can result in the filling of possible trap states located close 
to either the valence band edge or the conduction band edge. This trapping can lead to 
hysteresis in the I-V data when Vq is scanned in ‘forward’ and then immediately in ‘reverse’ 
direction. Experimental data for forward and reverse Vq scans typically achieved by Ge NW 
FETs are shown in Fig. 7.5. In the figure, V q  was scanned from +40V to -40V (in the forward 
sweep) immediately followed by a reverse sweep from -40V to +40V, at Vd = -3V (p-type 
scan). An «-type scan was obtained in the reverse order to the p-type scan and Vo was set to 
+3V. Finally, all the scans were obtained on the same device with Ni s/d-contacts.
< ~ 30V“*i
1 0 "1 0 "
0 20 40-20-40
10
c
1  
Û
Gate voltage (V )
Figure 7.5 Transfer characteristics fo r  a Ge N W  FET with Ni s/d-contacts revealing hysteresis in the forw ard  
and reverse sweep o f  Vq. p i  and p2  correspond to the p-type scan where Vd = -3  V  and V q scanned in the 
forw ard and reverse direction, n l and n2 sweeps are fo r  the n-type scan, in which the polarity o f  Vd and V q
were opposite to the p-type case.
From the experimental data in Fig. 7.5, the following behaviour can be observed: (1) 
hysteresis (AVo) for p- and «-type scans are quite large (38V and 30V respectively) and (2) 
the hysteresis seems to be larger in the p-type scan compared to the «-type case, even though 
the two scans were obtained under the same Vq scanning range. Hysteresis is caused by 
charges being trapped in the presence of an applied V q. These trapped charges persist for 
some time and cannot dissipate in sufficient time when V q  is removed (or reversed), causing 
a shift in the FET tum-on voltage ( A V o ) .
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It was shown in Ref: [9] that the conductance of SFLS grown Ge NW FETs exhibited time 
dependent relaxation due to the presence of GeO^ and or adsorbed moisture. However, the 
fabricated transistors by this group exhibited weak gate response compared to the fabricated 
transistors in this thesis even though similar SFLS grown Ge NWs were used. The authors in 
Ref: [9] were able to show that the field-induced conductance decayed over the course of 
several minutes. This behaviour stems from “slow surface state”.[4, 5] Importantly the 
authors showed that Ge NWs passivated with organic SAM layers using thermally initiated 
hydrogermylation reactions exhibited about 2  orders of magnitude slower relaxation kinetics 
and smaller decrease in the output currents relative to bare Ge NWs with oxidised 
surfaces.[9] Wang et al [10] also observed similar time-dependent characteristics in FETs 
based on CVD grown Ge NWs. These observations were both in accordance with early work 
on planar Ge surfaces.[4, 8 ]
7.2.2 Time-dependent current relaxation in biased Ge NW FETs
In this section we present results on time-dependent current decay behaviour which was 
observed in our Ge NW FETs, when Vg was biased over prolonged period of time, at fixed 
Vd. The experimental data were obtained inside a dry N% glovebox to avoid the influence of 
moisture, oxygen and possible atmospheric impurities.
The experimental data were obtained as follows. The «-type transport was probed in the usual 
FET configuration by setting the drain to +3V. Vg was set to OV for -230s and then stepped 
to +40V (immediately). The magnitude of s/d-current was then monitored continuously 
during the voltage bias. The p-type transport characteristics were obtained in a similar way to 
the «-type case except, here, Vd was set to -3V and Vg was stepped from OV to -40V. The 
experimental data is shown in Fig. 7.6. For the «-type case (Fig. 7.6a), at Vg = OV, the 
current was low and remained stable. However, immediately after the gate was stepped to 
+40V, the current peaked rapidly (at ~0.49pA), decaying by more than 60% from its initial 
value to ~0.19pA, where it seemed to stabilise. This behaviour of the device suggested that 
electron accumulation in the channel was only partially affected by the surface states/traps. In 
Fig. 7.6b, which shows the relaxation characteristics for hole carriers, the current also 
remained low and stable at Vg = OV. However, as soon as Vg was stepped to -40V, the 
current peaked at ~55nA and decayed rapidly by -97% from its initial value to -2nA. This 
suggested strong trapping effect for hole carriers. These findings clearly show that s/d current
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decays significantly during FET constant bias scans. These observations were also in 
accordance with the work done by Hanrath et al in SFLS grown Ge NWs. [9]
Statz [8 ] have indicated that the relaxation behaviour in bulk Ge may not be a simple 
exponential decay. Instead, an overall contribution of multiple decay processes, each with its 
own relaxation times can be assumed, since the energies of the surface states are distributed 
throughout the Ge band gap.
Of particular relevance to this discussion, Hanrath et al [9] have used Eq. 7.1 to adequately 
describe the current relaxation behaviour in a Ge NW FET, where the device active channel 
was based on SFLS grown Ge NWs.
^  =  ^ o L ( e x p ( ^ ) ° '" )  7.1
where, AX and AXo are the instantaneous and initial change in conductance/current, t is 
elapsed time after applying V q, t, is the characteristic relaxation time of the process. In this 
work we have used a simplified approach to treat the current decay dynamics. We described 
the s/d current relaxation behaviour in the form:
X(t) = X o 6 x p ( ^ )  7.2
where, X is the current at some time t, Xq is the initial current at t = Os and x (= xi + X2 + X(n-i)) 
is the characteristics time constant for the current relaxation. From Eq. 7.2 it can be seen that 
if X »  t, the transient current will be a slow decaying one. Conversely, if x «  t, a fast 
decaying current can be expected. We observed that by fitting Eq. 7.2 to the experimental 
data in Fig. 7.6a-b, the characteristics decay time constant for electrons at Vg = +40V was 
~I76s (Fig. 7.6a). The characteristic decay time constant for holes (Fig. 7.6b) was calculated 
to be -60s, which is much shorter than the «-type case. These findings agree well with the 
hysteresis data in Fig. 7.5, where smaller hysteresis was observed in the «-type transfer scan, 
thus indicating the different decay kinetics for the two carriers in the Ge NWs.
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Figure 7. 6  Time-dependent current relaxations in Ge N W  FETs. a) Transient scan with Vd = + 3V an d  Vq = 
+40V for n-type relaxation characteristics, b) Transient scan with V d = -3 V  and Vq = -40V forp-type
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Kingston and McWhorter have proposed that the transient current behaviour in Ge (bulk) can 
be explained by mobile carriers (such as electrons trapped in GeO;^  surface) that have 
tunnelled into non-conducting surface states and the relaxation behaviour follows the carrier 
transfer rate from bulk into surface states. [7] Their proposed model was in accordance with 
temperature-dependent transient current relaxation measurements independently measured by 
Kingston in Ref: [4] However, Morrison have revealed that an exponential temperature 
dependence of surface conductance relaxation in bulk Ge surfaces can be influenced by 
external factors including oxygen partial pressure and proposed a model in which the rate 
determining mechanism in carrier relaxation was due to the transfer of charge over a potential 
barrier in GeO^ layers.[3]
In the following section, we will investigate the temperature-dependent current voltage 
characteristics as well as the temperature-dependent transient currents in our Ge NW FETs.
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7. 3 Temperature-dependent current-voltage characteristics of Ge NW 
FETs
In the current section, we will be using a representative Ge NW device with Ni (~150nm 
thick) s/d contacts. The discussion will be focusing on temperature-dependent field-effect 
characteristics for the device. The objective of this investigation was to gain further 
understanding of the current transport behaviour in the Ge NWs.
7.3.1 Temperature-dependent transfer characteristics
Variable temperature data were obtained using the experimental setup described in Chapter 4. 
The progressions of FET transfer characteristics for the device were obtained at various 
substrate temperatures. Each experimental data set was obtained after ~15min wait time at the 
set temperature. The temperature-dependent transfer scans for the «-type and />-type scans for 
the device are shown in Fig. 7.7. From the experimental data in Fig. 7.7 we observed the 
following: (1) ambipolar characteristics at all measured temperatures, (2 ) field effect 
modulation and on/off ratios fell rapidly with increasing substrate temperature, (3 ) threshold 
voltages do not change significantly with substrate temperature and (4) loff increases more 
rapidly than device on-currents (Ion) with increasing temperature. The observed phenomena 
can be explained as follows. Ge is a low band gap semiconductor, so intrinsic charge carrier 
density will increase significantly with temperature. This increase will result in an increase in 
loff. Due to possible surface state screening effects, it would be more difficult to completely 
deplete Ge NW FETs in the off-state. The increase in loff with increasing temperature can also 
arise from possible temperature dependence of energetic barriers at FET s/d contacts.
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sweeps.
7.3.2 Temperature dependence of the transconductance
We have extracted gm at Vd = ±3V (negative Vd for p-type and positive for M-type transport) 
from the experimental data in Fig. 7.7a-b. The gm data at the different substrate temperatures 
are shown in Fig. 7.8 in the form gm vs. 1/kT. From the experimental data in Fig. 7.8, the 
slope of the straight lines fits yielded activation energies Ea (= Ain gm/A(l/kT). From Fig.
7.8, we extract Ea of gm to be ~87meV (^-transport) and 73meV (p-transport). These low 
values are likely to reflect the transport properties of FETs rather than effective Schottky 
barrier heights and thus suggest similar barriers for both n- and p-type transport in the Ge 
NW FET.
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Figure 7. 8  logjo gm w- 7ÆT plots fo r  n- and p-type FET scans.
7.3.3 Determination of effective barrier height for n-and p-transport
In this section we will analyse current-voltage measurements (Id -V d ) in the Ge NW FET with 
the Ni-s/d contacts. A series of Id-Vd scans were acquired at different substrate temperatures 
with Vg set to OV. The experimental data is shown in Fig. 7.9. By performing measurements 
at Vg = OV we were trying to estimate the effective barrier heights in the reverse biased Ni- 
Ge Schottky source contacts not affected by Vg-
Temperature dependent I-V
479K
< 10' 1
300K
V =ov
■4 ■2 0 2 4
Drain voltage (V)
Figure 7.9 Temperature-dependent Io  vs. To scans at Vg = OV.
The experimental procedure in this section was as follows: Vd was scanned from -5V to +5V. 
The temperature range was from 300K to 463K. At each measured temperature point, the 
substrate was allowed to dwell for -15 min before Id-Vd scans were conducted. From the 
family of Id-Vd scans in Fig. 7.9, the most important observation to be made relates to the 
magnitude of Id at the different temperatures, which was particularly sensitive to the substrate
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temperature. This observation would normally suggest the existence of significant Schottky 
contact barriers. An apparent energetic barrier can be estimated by extracting E .^ To calculate 
Ea, the conductances (go) at low Vd values were extracted in the regions indicated by the 
dash lines (Fig. 7.9). The extracted go values at the different temperatures were then plotted 
as Arrhenius-type plots of the form: go vs. 1/kT in Fig. 7.10, where the slope (Ain gD/A(l/kT) 
revealed Ea and provided valuable information on how quickly Id changes with substrate 
temperature by the expression:
7.3
From Eq. 7.3, gD and gDo are instantaneous conductance and initial conductance, respectively. 
Ea is activation energy, k and T are Boltzmann’s constant (in eV) and temperature (in 
Kelvin), respectively.
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Figure 7.10 logiogo  w- 7ÆTplo t o f  n- and p-type FET conductance.
From Fig. 7.10, we calculated Ea for gD to be ~0.43eV in both the positive and negative 
quadrants of Vd. Note that due to Vg being set to zero, the sign of charge carriers could not 
be controlled. So it is likely that at small Vd, only one type of charge carrier was measured. 
The extracted Ea is still however close to the theoretical SB height expected in Ni-Ge contacts 
for electrons (-0.49). It is not surprising that activation energies extracted at the different Vd 
quadrants were identical since the energetic barrier at the nickel s/d contacts should be the 
same.
Using X-ray photo electron spectroscopy (XPS) to study CVD grown n- and p-type Ge NWs, 
significant band bending on both types of Ge NWs were observed in Ref:[10]. The authors 
found that in p-type GeNWs, the Fermi level was bent upwards at the surface by as much as
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0.3eV and -0.1 eV for M-type. They proposed an energy band diagram similar to Fig. 7.11, in 
which the Fermi level for both electron and hole carriers may be located near the middle of 
the band gap.
Conduction band
«-type - 
n-type with band bending - 
p-type with bandbending
p-type
IO.leV
0.15eV
0.3eV } Location of surface states
Valence band
Figure 7.11 Band structure o f  Ge NWs incorporating the locations o f  the Fermi levels in n-type and p-type as 
well as the Fermi level pinning due to inter band states reported in Ref:[l].
7  A  Temperature-dependent transient characteristics
In this section, we will examine the transient current behaviour of the measured transistor and 
examine how the characteristics vary with Vq at different substrate temperatures. The 
measurement setup used for extracting the experimental data in this section was the same as it 
was in Section 7.2. The only exception here is that we have measured the transient currents at 
various substrate temperatures ranging from 300K to 463K. These measurements were 
important for understanding the relaxation kinetics in Id under various gate voltages at 
elevated temperatures. Fig. 7.12 shows the experimental data obtained from the transient 
scans at V d  = -3V and V q  = OV. From this experimental data, we observe no relaxation in I d  
at Vg = OV. This is not surprising because in the absence of an applied gate voltage, there 
will be no redistribution of trapped charges in the surface states. However, we note that Id 
increases with increasing substrate temperature, consistent with the experimental data in Fig.
7.9. We have extracted Id at the different temperatures and presented the data as an 
Arrhenius-type plot in Fig. 7.12b. From the slopes Ain lD/A(l/kT), Ea was extracted to be 
-0.4eV, which is in good agreement with Ea for gD at Vg = OV in Section 7.3.
215
v, = ov
Temperature
increase
300K
313K
319K
338K
374K
404K
423K
463K
0 50 100 150 200 250
Time (s)
b) Transient current level at = OV
<
O
10 :3
s Activation energy (E^) 
~ 0.40eV
Q
lo 'i
,-10
24 26 28 30 32 34 36 38 40
l/kT(eV')
Figure 7.12 a) Transient behaviour o f  Id showing logio Id v5. time a tV c  = OV and measured at different 
temperatures, b) logjo Id V5. 1/kT p lo t o f  the steady current level fo r  activation energy extraction.
Next, we examined the transient characteristics of Id at Vd == ±3V and Vq = ±40V (negative 
for p-type and positive for M-type) measured at different temperatures, as shown in Fig. 7.13. 
From Fig. 7.13a, we evaluated the characteristic time constant (x) at Vq = +40V to be 
~185seconds (±38sec). This value did not change significantly over the measured 
temperature range. Fig. 7.13b shows the transient characteristics at Vq = -40V. x was 
evaluated to be ~56s at 300K and 64sec at 313K using Eq. 7.2. With increasing substrate 
temperature, it was evident that Eq. 7.2 could not fully describe the transient Id behaviour for 
the device. This is because the relaxation dynamics displayed rise-fall behaviour above 404K 
and thus made it challenging to qualitatively measure x. Moreover, the slope appeared to be 
sensitive to the substrate temperature, in correlation with the progression of the temperature- 
dependent transfer characteristics in Fig. 7.7b. These observations strongly suggest that the 
field-effect behaviour in the SFLS grown Ge NWs is likely due to the Ge NW surface and not 
due to bulk crystalline Ge core.
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Figure 7.13 Temperature dependent transient characteristics showing logjo Ids w. time fo r  a) Vq = +40V and  
b) Vg = -40V. Experimental data was measured from  300K to 463K.
The experimental results presented so far strongly suggest that the field-effect characteristics 
of pristine SFLS grown Ge NWs are a result of surface charges that accumulate in GeO;  ^with 
long characteristic decay times. From transient measurements at various V q, we observed 
field-effect relaxation in the device output current lasting over the course of several tens of 
seconds in both M-type and /?-type transfer scans performed on the same device. The 
trapping/detrapping dynamics of such charges apparently exhibit an exponential behaviour at 
room temperature, which then exhibited complex exponential decay function at elevated 
temperatures for the p-type transport case.
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7. 5 Surface treatment procedure for improved electrical transport in 
Ge NW FETs
7.5.1 Introduction
Various groups have investigated different chemical reactions that were successfully applied 
to planar Ge surfaces or Ge NWs and have found that long-chain alkanethiols provide the 
best stability in terms of oxidation resistance. In this section we exploit a variety of dry and 
wet chemical functionalisation techniques to improve the field-effect characteristics in the 
SFLS grown Ge NWs. To introduce the topic of passivation of Ge surfaces, we briefly review 
some published chemical and physical methods that were used in the past to treat the Ge 
surface.
7.5.1.1 Chemical passivation techniques for Ge NW surfaces
It has been suggested in Ref: [9] that the most effective surface treatment that can be used in 
combination with SFLS grown Ge NWs was the thermally initiated hydrogermylation 
approach, in which alkenes, alkynes and dienes were used to passivate Ge NW surface in the 
growth chamber at ~250°C. The authors found that Ge NWs were chemically robust and 
stable even when immersed in water for several days. However, even though the authors were 
able to demonstrate oxidation resistant Ge NWs, the performance of a ^ -type single Ge NW 
FET which they reported was too poor for practical applications. The hole mobility which 
they reported was 4cm^W-s (based on the cylinder-on-plate model).
Wang and Dia [10] investigated surface passivation of Ge NWs that were synthesized by the 
chemical vapour deposition (CVD) method using thiol and Grignard reactions. The authors 
first treated Ge NWs with hydrofluoric or hydrochloric acid to remove native oxide whilst at 
the same time terminating the Ge NW surface with hydrogen atoms (necessary for 
alkenethiol reaction) and chlorine (for the Grignard reaction). The authors then investigated 
the oxidative resistance of the passivated Ge NWs using X-ray photoelectron spectroscopy 
(XPS) and found that freshly etched Ge NWs (using either HCl of HF) oxidised quickly on 
exposure to ambient air, whereas, the Ge NWs passivated with alkenethiols and Grignard 
reactions (with C2, Cg, and C12 chains) exhibited slower oxidation rates. In addition to this, 
they showed that Ge NWs passivated with C12 alkanethiols were the most stable, apparently 
due to better packing of the molecules. This dense packing was attributed to strong inter­
chain Van-der-Waals interactions, which lead to highly dense layers that were visible in a 
transmission electron microscope (TEM) image.
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Whilst chemical passivation techniques shown by the two groups [9, 10] can produce 
chemically stable and oxidation resistant Ge NWs, demonstrations of transistors were more 
challenging. Field-effect modulation (on/off ratio) was low, on the order of ~2 [9] and 1000 
[10]. This level of modulation is impractical in applications where high current modulation is 
essential. For example, in active matrix back planes, transistor on/off ratio must be at least 
10 ,^ the current in the on-state must be > Ip A and the off-state current must also be small, in 
the pA range. Neither of the groups could demonstrate such FET parameters using their 
passivation techniques. Clearly a better passivation method aimed at Ge NW surface is still 
lacking.
7.5.1.2 Surface passivation of Ge NWs using insulating metal-oxide layers
As an alternative to chemical functionalisation of the Ge NW surface described in the 
previous section, Ge NWs can be passivated with oxide dielectrics by Atomic Layer 
Deposition (ALD) techniques. ALD is perhaps one of the most promising and repeatable 
techniques that can be used to protect the Ge NW surface against oxidation and ambient 
related instabilities. This method tj'pically involves thermal annealing of the Ge NW FET in 
high vacuum (~10‘^  torr) above 450°C to remove GeO; .^ Samples are then transferred to the 
ALD deposition chamber for the deposition metal-oxide dielectric layers by reacting 
deionised water with a precursor. Deposition usually takes place at around 100°C-300°C in 
layer-by-layer (atomically) fashion, in an inert ambient atmosphere (usually Ni or Ar).
Using this technique, Wang et a l[\]  fabricated a Ge NW FET on SiOi substrate with ~ 8 nm 
thick hafnium oxide. The device demonstrated enhanced stability in terms of negligible 
hysteresis and an on/off ratio ~ 1 0 .^
More recently, Tang et al [11] demonstrated CVD grown single Ge NW FETs (Ni-Ge s/d 
contacts) with 20nm ALD deposited AI2O3 (at 250°C). The device exhibited negligible 
hysteresis, on/off ratio - 1 0 ,^ subthreshold swing ~0.65V/dec and field-effect mobility in the 
range of 100-150cm^/V-s. Whilst the work by these authors highlights great advances in 
future electronics based on single NW systems, it must be pointed out that improvements in 
their FETs were made possible after thermal annealing of their devices at ~450°C before and 
after the ALD metal oxide dielectric deposition. Such high temperatures needed for the 
elimination of GeO;^  and the slow deposition rates (typically 3hrs to achieve just a few nm 
thick oxides capping layer) involved in ALD metal-oxide dielectric films was impractical for 
the transistors we have investigated in this thesis. It was therefore important to investigate
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alternative surface passivation methods that were compatible with the Ge NWs FETs we have 
investigated.
In this thesis, we have investigated a range of chemical functionalisation routes that may 
offer a solution to achieve Ge NW surface modification and effectively eliminate surface 
related instability issues in Ge NW FETs. In a nutshell, our procedure was designed to do the 
following:
• Remove organic impurities and shells from Ge NW surfaces
• Etch GeO;c layers
• Passivate Ge NWs with self-assembled monolayers (SAMs)
7.5.2 Removal of surface layers on the Ge NWs by O2 plasma treatment
Following the fabrication of Ge NW FETs, samples were first characterised in a dry N% 
glovebox then transferred to an O2 plasma ashing chamber for the treatment. The process 
parameters are as follows: (1) Chamber pressure was preset to -lO'^mbar. (2) Oxygen flow 
rate was set to ~15sccm. (3) RF frequency of 13.5MHz and power of lOOW for 
approximately 5min. We found that longer ashing times at lOOW degraded the Ge NWs and 
so, this process was never altered. O2 plasma ashing served two main purposes. Firstly, it 
removed organic moieties from the Ge NW surface and secondly, it produced Ge NWs with 
hydroxyl 0-H  termination, necessary for chemical passivation steps described later in this 
section.
7.5.3 Hydrochloric acid treatment of the Ge NW surface
Cullen et al [14] first reported the successful chlorination of Ge surface in 1962, in which 
oxidised Ge (111) surface was exposed to HCl gas at ~90°C. The treatment resulted in the 
removal GeO;  ^ as well as 200nm thick Ge in the form of GeCfi gas and terminated the Ge 
surface with Cl. Analysis of HCl etched SFLS grown Ge NWs by Hanrath et al [2] revealed 
clean and abrupt Ge surfaces with near complete removal of amorphous GeO;  ^surface layers. 
Therefore, we expected similar effects on the SFLs grown Ge NWs we have studied in this 
thesis. Clearly, a strong chlorination procedure cannot be applied to the small diameter Ge 
NWs. So, in this work, to preserve the Ge NWs, it was necessary to adopt a milder HCl 
treatment reported by Lu et «/ [15] and in Ref: [2]. In brief, O2 plasma treated Ge NW FETs 
were soaked in ~5% HCl for 5-30s at room temperature and in ambient air. Following the 
HCl treatment, samples were immediately dried under a constant flow of N2 gas.
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The FET characteristics were measured after each treatment cycle. The same FET device was 
used for all treatments to ensure that only surface treatment effects contributed to changes in 
the I-V characteristics for the Ge NW FETs. The progression of typical transfer scans 
exhibited by a representative Ge NW FET which has under gone O2 plasma treatment and 
HCl etching is shown in Fig. 7.14. The device s/d contacts were defined using Ni electrodes, 
approximately 150nm thick.
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V  = - 2 V
As-fabricated 
lOOW Plasma treated (5min)
5% HCl treated (5sec)
40 60-60 -40 -20 0 20
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Figure 7.14 Transfer characteristics fo r  a Ge N W  FET with Ni s/d contacts. As-fabricated device data is 
shown in black; lOOW oxygen plasm a treated (red) and H Cl etched Ge NWs (green). Arrows show the 
direction o f  Vq sweep in both forw ard and reverse (indicated as (1 )  and (2 ) , respectively). V d - - 2 V fo r  all
scans.
From Fig. 7.14, it can be seen that the untreated Ge NW FET displays ambipolar behaviour, 
with on/off ratio o f-300 and large hysteresis. Such behaviour was discussed in Section 7.2 of 
this chapter. Subsequently, after oxygen plasma treatment, we noted several features not yet 
been reported in the literature. These were: (1) the elimination of the ambipolar transport
characteristics, in which the device become uni-polar /?-type; (2 ) reduction in the
subthreshold swing from ~15V/dec to -7.4V/dec after plasma treatment; (3) reduction in the
off-current after oxygen plasma treatment. However, HCl treatment resulted in the device 
exhibiting weak modulation. This effect has previously been reported in Ref: [9] for SFLS 
grown Ge NWs FETs, which behaved more like gated resistors instead of field-effect 
transistors.
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7.5.4 Ge NW surface treatments with self-assembly monolayers
We have used self-assembly monolayers of organosilane and phosphonic acid to 
terminate/passivate SFLS grown Ge NW surfaces directly in FET channels. Silanisation of 
the Ge NWs in FET channels with the organosilane coupling agents of the OTS and APTES 
self assembly monolayers (SAMs) can be represented by the formula. [16, 17]
R - iC H 2 ) n - S i ( 0 R 'h  7.4
where n = 0-3, OR’ is the hydrolyzable alkoxy group and R is the functional organic group. 
The selection of the R group depends on the type of SAM being used. The (OR’)s is generally 
trimethoxy (OCH3)3 or triethoxy (OC2H5)3, which is easily hydrolysed to form a trisilanol. 
This group readily reacts with the hydroxyl groups. Another type of SAM that can readily 
assemble onto semiconductor surfaces is M-octadecylphosphonic acid (GDP A). The GDP A 
SAM formation was achieved as follows: 0.3-lmg of GDP A granules were diluted in 25ml of 
tetrahydrofuram (THF) or anhydrous ethanol in the glovebox. The solution was transferred 
into ambient air and briefly sonicated to allow GDP A granules to dissolve. Freshly treated 
(G2 plasma) Ge NW FET samples were then immersed in the solution at room temperature in 
ambient air for up to 2hrs. Samples were removed, dried (N2) and transferred to the glovebox 
for characterisation. Unlike GTS and APTES, it was realised that baking GDPA treated 
samples degraded transistor characteristics with regards to increased hysteresis. So, baking 
the samples was avoided for this SAM treatment. The different SAM layer formations are 
shown in Fig. 7.15. Fig. 7.15a shows the formation of GTS on the Ge NWs in the FET 
channel area; Fig. 7.15b shows the formation of the APTES SAM. Finally, the formation of 
the GDPA SAM on Ge NWs in the FET channel is shown in Fig. 7.15c. Note that GDPA also 
has 18 -CH2 groups in the chain which lead to hydrophobic Ge NW surface.
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Figure 7.15 Proposed form ation o f  a) OTS, b) APTES and c) GDPA SAM  on Ge NW-arrays in FET channel
In general, the easiest way to determine the effectiveness of the SAM passivation is to 
perform a contact angle test using water droplets. SAM layers render surfaces hydrophobic 
and the degree of hydrophobicity depends on the molecular structure of the SAM being used. 
Since the water droplet test cannot be performed on the small diameter Ge NWs, we had to 
characterise SAM layers on pieces of the Ge wafers. The Ge substrates underwent similar 
treatment conditions to those of the Ge NW FETs. Fig. 7.16 shows optical images of pieces 
of Ge wafers treated with the different SAM layers. Owing to the relatively high surface 
energy of the untreated Ge sample, small contacts angle of water droplet was observed. 
However, APTES, OTS and ODPA showed reduced surface energy and consequently higher 
contact angles. Reported values of contact angles measured on various OTS, APTES and 
ODPA treated surfaces are summarised in Table 7.1. In Table 7.1, a large contact angle value 
indicates that the surface exhibit a low surface energy. It must be stressed that such values 
can be different on the Ge NWs since SAM deposition and consequently contact angle 
depends on several factors including: (1 ) nanowire surface morphology. (2 ) Intermolecular 
interaction of the SAM when they are covalently bonded to the Ge surface via Ge-O-Si (in 
the case of the silanes) and Ge-O-P (for the phosphonic acid). (3) Density of SAM molecules 
on the Ge NW surface.
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Figure 7.16 Optical images showing water contact angle fo r  the different SAM  treatments on pieces o f  Ge 
substrates, a) Reference substrate without SAMs, b) APTES, c) OTS and d) ODPA treated Ge surface.
SAM Contact angle (8 °) References
OTS 80-111 (SiOi) [18, 19]
APTES 50-70 (SiOi) [16, 17]
ODPA 94 (on SiOz) 1 2 0  (onAlzOs) [2 0 , 2 1 ]
Table 7.1 Reported contact angle data on the different SAMs used fo r  the passivation o f  Ge NWs.
7.5.5 Electrical characteristics for the SAM treated Ge NW FETs
This section presents a set of exemplary Ge NW FETs where the channel areas were 
passivated with OTS, APTES and ODPA SAMs. We will aim to identify the best SAM 
treatment method that can give the following: (1) reduced Ge NW FET off-currents and (2) 
reduced hysteresis. Fig. 7.17 shows the transfer and output scans for the devices with APTES, 
OTS and ODPA channel area passivation.
From the family of transfer and output characteristics in Fig. 7.17, the first important 
observation to note is the preferred /?-type characteristics exhibited by the SAM passivated 
devices. The second important observation to be made in the transfer characteristics (Figs. 
7.17(a, c, e) relates to the on/off ratios, in which much higher on/off was exhibited by the 
APTES and OTS passivated devices (10"^ ). The ODPA passivation yielded 100 times lower 
on/off ratio. Finally, the third important observation to note in the transfer scans is the 
significantly lower hysteresis exhibited by the APTES and ODPA passivated devices, whilst 
OTS passivation yielded much higher hysteresis. The threshold voltage (V t ) ,  hysteresis loop 
(A V t), subthreshold swing (s-s), on/off ratio, transconductance (gm) and field-effect mobility 
(p) exhibited by the devices at Vd = -6 V are also summarised in Table 7.2.
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Figure 7.17 Transfer (left) and Output characteristics (right) o f  the representative devices with APTES (a-b), 
OTS (c-d) and ODPA (e-f) SAM  passivated Ge NW-arrays in FET channels, s/d  contacts are Ni ~150nm  
thick. L = 10pm, 5pm and 10pm fo r  (a), (c) and (d), respectively.
Device Vt
(Volts)
AVt
(V)
s-s
(V/dec)
On/off ratio Sm
(p S )
M-min
(cm /^V-s)
Pmax
(cm /^V-s)
A P T E S
passivated
-4 .4 5.8 7.8 10^ 0.05 2 4
O T S
passivated
-11 39 5.9 10" 0.05 0.4 1
ODPA
passivated
-10 2.1 29 10“ 0.09 1 3
Table 7.2 Summary o f  the basic transistor parameters fo r  the representative devices fo r  Vp = - 6 V. Data was
extracted from  Fig. 7.17.
The high on/off ratios attained by the Ge NW FETs with APTES and ODPA passivation 
layers are significantly higher than those reported in Refs:[9, 12] for SFLS grown Ge NWs
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passivated with Cu  chains of either alkynes or alkene, via hydrogermylation and the Grignard 
reactions.
From the extracted V j values in Table 7.2, all the SAM passivated devices are operating as p- 
type enhancement mode transistors. However, the device with the OTS passivation layer 
exhibit comparatively steeper s-s (-5.9V/dec) compared to the devices with APTES and 
ODPA passivation layers, s-s for the latter two were extracted to be 7.8V/dec and 29V/decade 
respectively.
The high s-s (Fig.7.17a and 7.17e) points to the presence of high density of interface states 
whose capacitance per unit area (Git) is in series with the gate capacitance (Cnw). However, 
since previous discussions have suggested that the field-effect modulation arise from surface 
related states, this model may not be adequate.
Overall, we have observed small hysteresis in the transfer scans for APTES and ODPA 
passivated devices. The OTS passivated devices exhibited large hysteresis. The large 
hysteresis in the latter may be due to packing faults or incomplete coverage of the OTS SAM 
on the Ge NW surface, resulting in available adsorption sites for polar species such as water 
molecules. We note that whilst the long hydrocarbon chain may offer a good barrier against 
adsorption of polar species, it may also be additional source of defects during SAM formation 
due to packing faults.
From Table 7.2, the field-effect mobility was calculated by treating the Ge NWs in the 
channel as cylinder-on-plate capacitors connected in parallel in the channel (see Chapter 3, 
Section 3.3, Eq. 3.37). By considering the distribution of diameters (10nm-80nm, see Chapter 
2) in the Ge NW batch we have studied, we estimated the upper and lower hole mobility 
values to be: (1) 4cm^/V-s and 2cm^/V-s for the APTES passivated Ge NW FET with NW 
density of 5NWs; (2) Icm^/V-s and 0.4cm^/V-s for the OTS passivated device with NW 
density of 8 NWs and (3) 3cm^/V-s and Icm^/V-s for the ODPA passivated device with NW 
density of 1 INWs.
It is interesting to note that there seems to be a correlation between the A V t  (hysteresis) and 
the hole mobility values in Table 7.2. The OTS passivated device exhibited large hysteresis 
and comparatively lower hole mobility values. Conversely, the APTES and OTS passivated 
devices yielded smaller A V t  and higher hole mobility values. Even though ODPA passivation 
lead to higher hole mobility values compared to OTS passivation, we found that the former 
SAM offered limited thermal stability in the Ge NW FETs. This was because hysteresis 
immediately reappeared when such devices were baked in dry N2 environment at ~100°C.
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Overall, APTES passivation was found to be stable on the Ge NWs, even at 200°C thermal 
treatment.
7.6 Summary
Within the context of solution based assembly of field-effect transistors, where NW 
deposition, source and drain contacts can be defined at low temperatures, SFLS grown Ge 
NWs were undoubtedly the most challenging materials to work with in this thesis. This was 
due to the instability of GeO;  ^which naturally forms on the Ge NW surface and cannot be 
eliminated simply by chemical etching. In addition, GeO;  ^has high affinity for the uptake of 
polar species naturally found in air such as water. The combined effects of GeO;  ^ and the 
adsorbed moieties resulted in: (1) ambipolar FET behaviour, irrespective of metal source and 
drain contact work function, (2) high off-currents, (3) hysteresis behaviour in the forward and 
reverse sweep of the gate voltage during the transfer scans and (4) time dependent current 
relaxation phenomena, in which device currents decayed with prolonged application of the 
gate voltage.
This chapter investigated a range of low temperature chemical functionalisation routes that 
can be compatible with printed electronics based on Ge NWs to eliminate GeO^ c. These 
devices were fabricated at low temperature using array of Ge NWs as the active channel 
material. Different SAM layers were applied directly on top of the Ge NWs in the transistor 
channels. OTS, APTES and ODPA SAM layers offered some improvements in terms of low 
FET off-currents and reduced hysteresis. These SAM are known to produce hydrophobic 
surfaces, a property which we have been exploited to provide effective passivation of the Ge 
NW surface against moisture related instabilities in Ge NW based FETs. We have found that 
OTS offered reduced FET off-currents which lead to high on/off ratios. APTES offered low 
hysteresis and high on/off ratios at the expense of high FET subthreshold swing. ODPA 
provided the lowest hysteresis in the Ge NW FETs (<2.5V over lOOV Vg sweep range). 
However, this was at the expense of low FET on/off ratios (-100). These findings indicate 
that Ge NW surfaces play a pivotal role in the realisation of high performance Ge NW based 
FETs.
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8.0 Zinc oxide nanowire field-effect transistors
This final chapter describes ZnO NW solution-processed FETs. Particular interests for using 
ZnO NWs arise from several advantages of zinc oxide including: (1) absence of insulating 
surface oxide layers, (2) optical transparency (large band gap ~3.37eV) and (3) excellent n- 
type charge transport properties. In addition, we demonstrate that ZnO NWs can be 
incorporated into FETs built on plastic substrates. The following areas are discussed:
• ZnO NW FETs in a bottom-gate configuration with SiOi gate insulator and their 
limitations
• ZnO NW FETs with thick solution-processable low-A: polymer dielectrics
• Top- and bottom-gate ZnO NW field-effect transistors (TG and BG NW FETs, 
respectively) with vapour-phase deposited parylene N dielectric
• ZnO NW FETs on plastic substrates.
8.1 Introduction
Fabrication of field-effect transistors (FETs) and circuits are essential in the development of a 
new generation of electronic devices on optically transparent, flexible, lightweight and low 
cost substrates. Central to realising this goal is the development of transistors with high 
mobility. In the past few years, transparent FET based on oxide semiconducting NWs such as 
tin oxide (SnOi) [1], indium oxide (In2 0 s)[2 ] and zinc oxide (ZnO) [3] have seen significant 
progress in the field of high performance transparent nanowire electronics, mainly due to 
their proven high charge carrier mobilities that can surpass that of conventional FETs based 
on amorphous silicon (a-Si) and polycrystalline silicon (poly-Si). One of the earliest 
demonstrations of transparent FETs where oxide NWs were used as the active channel 
material was demonstrated by Dattoli et al [1] who developed fully transparent Ta-doped 
SnOi NW FETs with field-effect mobility of lOOcm^A^-s (based on the cylinder on infinite 
plate model). In a different work, In2 0 ] NWs were used in fully transparent and flexible NW 
transistors on polyethylene terephthalate (PET) plastic substrates, with field-effect mobility 
of around 167cmW-s (based on the cylinder on infinite plate model).[4] The L12O3 NWs 
were prepared by laser ablation-assisted vapour-liquid-solid (VLS) process from an InAs 
target. The transparency of the device was achieved due to the use of a 50nm high-^ AI2O3 
gate dielectric and ITO source, drain and gate electrodes. The device exhibited optical 
transmittance of around 81%. Ju et al [5] later demonstrated the first active matrix organic 
light emitting display (AMOLED) elements where the switching transistors and driving
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circuits were made exclusively of NWs at room temperature. In AMOLED, pixel switching 
requires integration of at least one switching transistor for the display pixel, at least one 
driving transistor, a storage capacitor and the appropriate scan and data lines, necessary for 
pixel addressing. The work demonstrated by this group indicated that oxide NW based 
transistor devices can fulfil the requirements needed in display technologies.[5] Although the 
drawback in Ref: [5] was the use of 200nm thick SiOi device passivation layer which 
permitted six additional fabrication steps to fabricate the emissive elements. The 
transmittance of the finished product including NW FETs and OLEDs was -35%. 
Furthermore, device quality SiOi requires high temperatures thus limiting the use of SiOi on 
plastics. In recent times, organic dielectrics have been proposed as an alternative to the 
traditional inorganic gate dielectrics like SiOi because they can be processed at much lower 
temperatures. These include self-assembled-nanodielectrics (SAND) demonstrated by 
Fachetti’s group, poly(methyl methacrylate) (PMMA) [6 ], and polyimide.[7] Within the 
context of organic dielectrics, the processes conditions needed for SAND formation may not 
be compatible with plastics. [2] Many of these organic dielectrics also require high curing 
temperatures (>250°C) and thus limits their compatibility with most plastics.[7]
In this work, we have focussed on solution processable fluoropolymer gate dielectric and 
vapour-phase deposited parylene N, as will be discussed later in this chapter.
8.2 ZnO NW FETs on SiOz/Si substrates
This section deals with BG ZnO NW FETs that have been constructed on SiOi/Si substrates 
to highlight some limitations of using SiOi dielectrics. This section then serves as a 
benchmark for the hybrid ZnO NW FETs with organic gate dielectrics which we later 
discuss. The fabrication steps for these bottom-gate ZnO NW FETs was described in Chapter 
4 (Section 3). We have used either Cr or Ni-s/d to define FET channels. ZnO is a wide band 
gap oxide semiconductor which exhibits «-type accumulation characteristics. From Refs:[3, 
8 ], the electron affinity of ZnO is -  4.29eV. Therefore, to obtain relatively low Schottky 
barriers (SBs), s/d contacts were defined using either Ni (Onî = 4.75eV) or Cr (0cr = 4.5eV) 
with corresponding SB heights (j)bn -0.46eV and 0.2 leV, for electrons, respectively.[9] No 
annealing steps were performed after device fabrication. The structure of a typical BG ZnO 
NW FET can be found in Chapter 3 (Fig. 3.8a). In the figure, NWs are illustrated as parallel 
arrays however, in actual devices (Fig. 8.1), NWs were semi-aligned and coverage densities
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varied between 1 and 4 ZnO NWs per FET channel. Device measurements were evaluated 
inside a dry N2 filled glovebox.
Dram
Source
Figure 8.1 Scanning electron microscope images showing actual NWs in device channels. L = 5pm.
8.2.1 Results and discussion
The transfer (Id vs. V q) and output (Id vs. Vd) scans for a representative device are shown in 
Fig. 8.2. In Fig. 8.2a, Vg was swept from -lOV to 25V and Vd was stepped from 2V to 6 V (in 
2V steps). The device displayed «-type accumulation mode behaviour. This «-type behaviour 
in ZnO NWs can be explained by oxygen vacancies and/or zinc interstitials acting as donor­
like states on ZnO surface.[10] Experimentally, it was shown that the conductivity of ZnO 
NWs can be tuned by the control of oxygen vacancies.[11] Fan et al [12] observed a decrease 
in current in a single ZnO NW FETs when the devices were exposed to O2 molecules. They 
attributed this effect to the chemisorption of O2 which depleted the ZnO NW surface of free 
electrons.
In Fig. 8.2a, the threshold voltage (Vj) and turn-on (Vo) were extracted to be -3V and -5V in 
the first Vg sweep (at Vd = 2V), respectively. For all subsequent Vg scans, Vj and Vo shifted 
positively to -1.3V and 3V, respectively. The negative V t is indicative of some electron 
accumulation in the channel.
The on/off ratio for this device was extracted to be ~10^ and the subthreshold swing s-s was 
extracted from the transfer scans to be ~0.45V/dec in the forward and reverse Vg sweep, s-s 
is an important transistor parameter which is used to quantify how sharp a FET can be turned 
on/off by the gate. Interface state at the ZnO NW and the imperfect Si0 2  insulator surface 
may account for the high s-s attained in this device. Still, the comparable s-s in the forward 
and reverse sweep of Vg hints that the contribution of additional interface traps during 
consecutive Vg sweeps was negligible in this device.[13]
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Figure 8.2 a) Family o f  transfer curves fo r  a representative device in linear and in semi-log scale at Vo = 2 V, 
4V  and 6 V. b) Family o f  output curves fo r  the same device at Vq = -5 F  to 25V  (in 5V  steps). For this device, 
the s/d contacts were defined with Cr (ISOnm thick) and L = 5pm. Vg j and Vo 2  are extracted turn-on voltage 
in the firs t forw ard sweep o f  Vq (for Vo = 2V) and subsequent Vq sweeps, respectively. Accordingly, Vt_ 1  and
Vj_ 2  are the extracted threshold voltage.
The transconductance (gm) was calculated for Vd = 2V to be 0.12gS. The channel length (L) 
for this device was Sgm and the NW density was verified by optical microscopy to be 3 ZnO 
NWs. Typical ZnO NW diameter ranged between 70nm and ISOnm. So, using the cylinder 
on infinite plate model (see Chapter 3, Eq. 3.37) and assuming that the ehannel was either 
eomposed of three 70nm diameter ZnO NWs or three 150nm diameter ZnO NWs, we 
estimated the gate capacitance (Cy) in the present device to be ~1.2fF and ~2.5fF, 
respectively (Eq. 3.37). With the calculated C t, the upper and lower bound field-effect 
mobility values were estimated to be ~6 cm^/V-s and ~13cm^/V-s, respeetively (Eq. 3.43). 
Note that these values are lower than the mobility values reported by Keem et al [14], Song et 
al [15] and Wang et al [16], who have reported field-effect mobilities (based on the cylinder
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on infinite plate model) of 27 cm^A^-s, 49cmW -s and 53cmW-s, respectively in single ZnO 
NW FETs that were fabricated on Si0 2 /Si substrates.
Some authors have shown that the field-effect mobility in ZnO NW FETs can be substantially 
increased from 27cm^A^-s to 302cmW-s by thermal annealing at 350°C in forming gas (5% 
H2 in Ar).[14] However, such high temperature annealing which the authors have used is 
incompatible with plastic substrates.
From the family of output scans in Fig. 8.2b, the representative BG device exhibited clear 
modulation with increasing Vq from -5V to 25V. This suggests that Cr is sufficient for the 
formation of low SB s/d contacts in the device.
8.2.2 Reproducibility of ZnO NW FETs on SiOz/Si substrates
The reproducibility of the fabricated BG ZnO NW FETs on Si0 2 /Si substrates were 
examined by studying variations in on/off ratios, s-s and V t exhibited by 16 separate ZnO 
NW FETs with Cr-s/d contacts. The extracted parameters are presented Fig. 8.3. In Fig. 8.3a, 
with the exception of 5 devices (with on/off ratios o f -10^), the on/off ratios are typically in 
the range of 10 .^ This strongly suggests good gate-to-channel control in the fabricated BG 
ZnO NW FETs with the Si0 2  bottom-gate dielectrics. The s-s values (Fig. 8.3b) were also 
comparable to some of the best values for a-Si:H FETs (0.2-0.6V/dec) measured in light 
shielded environments.[17] From the variations in the V j values (Fig. 8.3c), we noted some 
considerable spread in the devices. This maybe be explained by surface related traps at the 
insulator-ZnO NW interfaces.[18] Interfacial related traps in ZnO NW FETs are particularly 
known to be sensitive to the magnitude of Vq.[13, 18] Hong and co-workers have also shown 
that there is a strong relationship between surface roughness of vapour transport synthesized 
ZnO NWs constructed as FETs on Si0 2  in BG configuration.[19] In their study, FETs that 
were fabricated with ZnO NWs having smooth surfaces were stable and exhibited negative 
V t (depletion mode), whereas FETs with ZnO NWs having small diameters and rough 
surfaces operated as enhancement mode transistors. One possible explanation for the different 
modes of operations was given in Ref: [19] by suggesting that differences in the surface state 
densities between the smooth and rough ZnO NWs which the authors have investigated could 
lead to either depletion- or accumulation-type behaviour. Consequently surface states can act 
analogous to surface doping and cause V t to be different in their ZnO NW devices due to the 
variation in NW surface morphology.
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Figure 8.3 Spread o f  a) on /off ratio, b) subthreshold swing and c) threshold voltage fo r  16 separate bottom-
gate ZnO N W  FETs.
We suspect that this phenomenon may also explain the reason why the BG ZnO NW FETs in 
this thesis exhibited significant variations in Vj. However, we cannot rule out the adsorption 
of O2 on the ZnO NW surfaces which are known to capture electrons, depleting the ZnO NW
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surface of free electrons. Some examples of transfer characteristics obtained for BG ZnO NW 
FETs clearly showing Vt variations is depicted in Fig. 8.4. The experimental data in the 
figure were obtained for forward and reverse sweeps of Vq at Vd = 6 V.
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Figure 8.4 Variations fo r  transfer characteristics exhibited by 16 separate ZnO FETs fabricated on bottom
SiÜ 2  substrates.
In Fig. 8.4, one can see that the transistors generally exhibited similar on/off ratios (-10^) and 
very steep s-s values (1.35V/dec to 0.3V/dec) in both the forward and reverse sweep of the 
Vq. However, V j varied considerably, in accordance with the experimental data in Fig. 8.3c. 
The threshold voltage shift or hysteresis (AVt) in the forward and reverse sweep of Vg in 
these devices (Fig. 8.4) varied between 0.8V and 2.5V. We also observed that consecutive 
transfer scans produced different I-V curves, which we ascribed to surface charge trapping. 
There were extreme cases where some devices exhibited significant V j shifts and an example 
of such a case is shown in Fig. 8.5. The figure shows two separate transfer characteristics for 
the same FET, obtained in consecutive Vq sweeps at Vd = 6 V. From this figure, the 
following important observations can be made: (1) the device exhibited large hysteresis (AVt 
~ 9.2V) during forward and reverse sweep of Vq in scan 1, (2) positive shift in the turn-on 
voltage in scan 2 compared to scan 1, and (3) smaller hysteresis for scan 2. Since all 
measurements were conducted in a dry N? glovebox (O2 concentration < 30ppm), we 
expected little influence due to O2 and moisture. Vj values in the forward and reverse sweep 
of Vg in scan 1 were extracted to be —0.6V and +8.4V, respectively. Similarly, V j in the 
forward and reverse sweep of Vg in scan 2 were -+8.4V and +10V, clearly showing a shift in 
Vt and reduced hysteresis.
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Compared to bulk ZnO, adsorption of O2 on ZnO NWs is more significant due to: (1) large 
surface area of the ZnO NWs, (2) oxygen influence on FET I-V scans, and (3) electron 
accumulation. [20] The measured s-s in the transfer scans (irrespective of the sweep direction) 
was ~0.2V/dec. Since V j is shifting towards more positive Vg values whilst s-s remained 
constant, negatively charged surface states are present at the insulator-ZnO NW interface 
after the forward V q  sweep in scan 1. These charges do not dissipate in sufficient time before 
the second Vg sweep (scan 2).
In a systematic study of individual ZnO NW FET structures, Maeng et al [20] have shown 
that the Vt shift, similar to those observed in the transfer characteristics in Fig. 8.5 can be 
severe, particularly at slow Vg sweeps. We found that in such devices, this effect was 
eliminated (results not shown) when VG was biased at a large negative gate voltage (typically 
Vg < -80V) for about BOseconds. We also noted that this was only temporary, since 
subsequent transfer measurements on the same device resulted in a repeat of the V j shift, 
similar to experimental data shown in Fig. 8.5. This feature may be explained with the aid of 
the schematic shown in Fig. 8.6. In the forward Vg sweep (scan I) surface states at the ZnO- 
insulator interface with long decay time constants are filled (Fig. 8.6a). In the reverse V g  
sweep, filled states effectively screen the gate field and cause V t  to shift to higher positive 
Vg. Scan 2 then requires additional 6 .7 V  (V i) of the gate voltage to establish charge 
accumulation in the channel (Fig. 8.6b).[20]
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Figure 8.5 Measured transfer characteristics fo r  a ZnO N W  FET after double sweep o f  Vg in a N 2  filled  
glovebox. Scan! was measured immediately after scan 2. s-Sj and S-S2 are calculated subthreshold swing in 
forw ard and reverse sweep o f  Vq in scan 1. s-Sj and s-s 4  are fo r  scan 2.
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Figure 8 . 6  Possible charge trapping mechanism responsible fo r  the threshold voltage shift in ZnO N W  FETs.
a) Before the first gate voltage sweep and b) after the firs t gate voltage sweep. Square symbols in the S i0 2  
layer correspond to electron trapping in surface states at the SiÜ 2 -ZnO interface after forw ard and reverse Vq
sweep.
So far in this chapter, discussions have focussed on the characteristics of BG ZnO NW FETs 
on SiOi/Si (insulator/gate) substrates. Generally, these BG ZnO NW FETs exhibited very 
good gate-to-channel modulation (with on/off ratios typically 10^-10^) and very high on- 
currents (>lpA) with just 1-4 NWs acting as active channel. Field-effect mobility in these 
devices was between 6-13cm^/V-s. These devices also exhibited steep s-s that can be as small 
as 0.2V/dec. However, the SiOi bottom gate dielectric also resulted in significant Vt 
variations from device to device due to charge trapping at the ZnO-SiOi interface, consistent 
with observations in the literature. In the following sections, we will investigate other 
dielectrics that can offer better interface properties to ZnO NW in the FET channels.
8.3 ZnO NW FETs with top-gate fluoropolymer dielectric
In this section, we use a 1pm thick fluoropolymer, a highly transparent polymer with low-A 
(-2.1) that can be process in ambient air by spin coating as the gate dielectric material in TG 
ZnO NW FETs. This polymer dielectric was used as an alternative dielectric to SiOa to 
fabricate high performance solution processed TG Si NW FETs in Chapter 5. Description of
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the fabrication procedure may be found in Chapter 4. Finished devices contained 1-4 ZnO 
NWs in the channel. The s/d contacts in these TG ZnO NW devices were defined using Ni 
(~150nm thick). A diagram of the TG FET structure can be found in Chapter 3 (Fig. 3.8b). 
Overall, device process temperature did not exceed 150°C and this maintains the integrity of 
the low temperature assembly approach. Electrical measurements were conducted inside a 
dry N] glovebox.
8.3.1 Exemplary top-gate ZnO NW FET with a fluoropolymer gate dielectric
The transfer and output characteristics for a representative device are shown in Fig. 8.7. The 
ZnO NW density in this device was 2 NWs. The channel length was 2.5pm. From Fig. 8.7a, 
the on/off ratio, and Vt were extracted to be ~10^ and -12V, respectively. The on/off ratio 
attained in this device compared favourably with some of the best reported values for ZnO 
NW FETs with either SiOi, 15nm SAND or lOOnm thick PMMA gate insulators.[6, 19, 21] 
The on/off ratio is also consistent with that of ZnO NW FETs on SiOi/Si substrates 
previously discussed in Section 8.2.
The high on/off ratio exhibited by the device is promising since a 1pm thick organic 
dielectric was used, s-s and gm were extracted to be -IV/dec and 0.13pS, respectively. The 
thick fluoropolymer film meant that large gate voltages (from -45V to 30V) were needed to 
drive the transistor. With the 1 pm thick dielectric, the upper and lower values of Ct for the 
device having 2 ZnO NWs in the channel were estimated to be ~0.14fF and 0.17fF, 
respectively (see Chapter 3, Eq. 3.37). Accordingly, field-effect mobility values were 
evaluated to be -24cm^/V-s and 29cm^/V-s, respectively.
As can be seen in Fig. 8.7a, the device exhibited some hysteresis however, it must be 
emphasized that the devices did not exhibit positive V t shifts with consecutive Vg scans. 
Compared to the BG devices from Section 8.2 (Fig. 8.2), the much higher field-effect 
mobility values for this device may be explained by: (1) the low-A: of the fluoropolymer 
dielectric and/or (2) low density of interface states at the fluoropolymer-ZnO NW interface. 
The output scans (Fig. 8.7b) also show clear gate modulation with increasing V q . However, 
the saturation characteristic did not follow the standard FET model where the saturation 
current has a quadratic dependence with V q  (see Chapter 3, Section 3.2 for discussions on 
standard FET model). This may be due to the existence of significant energetic barriers at the 
s/d contacts due to the Ni-s/d contacts in this device. The saturation voltages ( V s a t )  have 
been extracted directly from the output scans in Fig. 8.7b and presented in Fig. 8.8. We have 
also modelled V s a t  according to Eq. 5.4 (Chapter 5) for standard FETs with ohmic s/d
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contacts. Significant differences can be seen between experimental data and the caleulated 
data (Fig. 8.8). The Ni-s/d contacts in the present device results in the formation of SBs 
(~0.46eV, estimated) at the contacts. The device output scans at the different Vq then 
saturates at low Vd, similar to the operation of souree-gated transistors (Chapter 6). As is 
shown in Fig. 8.8, the saturation characteristics for the device at the different Vq remained 
unchanged for a wide range of gate voltages, resembling NW SGTs, discussed in Chapter 6. 
We speculate that devices produced in this section operated in a similar way to SGTs, in 
which the gate potential was able to control the height of the SB at the transistor contacts.
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Figure 8 .7  a) Linear and semi-log p lo t o f  the transfer scan fo r  the representative top-gate ZnO N W  FET with 
the low-k fluoropolymer gate dielectric, b) Family o f  output scans fo r  the same device at Va = -10V to 30V  (in 
5V  steps). L = 2.5pm, N W  density = 2 NWs, s/d  contact = Ni (~I50nm thick).
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Figure 8 . 8  Vsat fo r  the top-gate ZnO N W  FET with Ni source and drain contacts in Fig. 8 .7  (circles symbols) 
and theoretical Vsat characteristics fo r  the same device (square symbols). Theoretical Vsat values were
obtained using the expression: Vsat ^ [V g - V t]-
8.3.2 Advantages and disadvantages of using organic fluoropolymer as the 
gate dielectric
The fluoropolymer offered a number of attractive properties including: (1) high transparency, 
(2) relatively low-A: (-2.1) which lead to low energetic disorder at the semiconductor- 
insulator interface, (3) hydrophobic nature of polymer layers limited moisture adsorption and 
reduced moisture-related instabilities in devices. [22, 23] However, good quality uniform 
fluoropolymer layers were obtained only in devices with low density of NWs in the channel. 
Spin-coating of high quality fluoropolymer layers on devices with high density of NWs 
turned out to be very challenging since inhomogeneities produced by the NWs resulted in 
non-conformal fluoropolymer layers, leading to significant gate leakage eurrents. 
Nonetheless, the fluoropolymer was an excellent dielectric material for NW FETs, provided 
uniform coatings of NW devices can be aehieved by other solvent-based techniques.
8.4 ZnO NW FETs with parylene N gate dielectric layers
This section introduces hybrid ZnO NW FETs with parylene N gate dielectric layers. As 
described in Chapter 4 (Section 4.6), parylene N was deposited by vapour-phase processes. 
During deposition, samples were maintained at room temperature. The vaporisation and 
pyrolysis stages were carried out above 200°C. However, the low temperature polymerisation 
stage of parylene N was promising since it offers: (1) highly compatible with the low
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temperature fabrication approach adopted in this thesis, (2) scalability over large areas for 
application such as FET drivers in displays, (3) compatibility with plastics substrates, which 
will be demonstrated in later sections and (4) conformai pinhole free coatings, presenting 
significant advantage over spincoatable dielectrics such as the fluoropolymer.[22]
8.4.1 Top-gate ZnO NW FETs with parylene N gate dielectric layers
The s/d contacts in the presented device were still defined using the lift-off approach on low 
sodium content glass substrates, as deseribed in Chapter 4 and the ZnO NWs were transferred 
onto deviee substrates using the spray-coating method. Contrary to reported work, we found 
that moderate annealing at 150°C did not degrade transistor characteristics.[3] This annealing 
step was necessary to desorbe residual solvent left over from the lift-off stage. Shown in Fig. 
8.9 are atomic force microscope (AFM) images of photolithographically defined metal 
contacts to the ZnO NWs on the glass substrates. The AFM image revealed that NWs were 
sufficiently long enough to bridge the s/d electrodes. Notably, it ean also be seen that the 
edges of the electrodes (the boundaries between the metal electrodes and channel) are raised. 
This was typieal of the lift-off technique. When the metal layers were lifted-off in acetone 
(see Chapter 4), the electrode peripheries become rough.
Figure 8.9 Collection o f  AFM  images obtained from  various FET structures showing NWs on glass
substrates bridging source-drain electrodes.
This feature was not a problem in the BG transistor on the SiOi/Si substrates, since the SiOi 
dielectric was located under the NWs. However, it was a limiting factor in a situation where 
organic dielectrics were spin coated thus making thin dielectric films impractical. These TG 
FET structures were identical to that shown in Fig. 3.8b (Chapter 3). To deposit the gate
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insulator, FETs were transferred into the parylene N deposition chamber where a 300nm 
thick parylene N film was deposited using processes described in Chapter 4 (Section 4.5). 
Current-voltage characteristics for the 300nm thick parylene N layers that were used can also 
be found in Chapter 4, Section 4.8. The transfer and output scans for a representative TG 
ZnO NW FET with parylene N dielectric are shown in Fig. 8.10. The transfer scans were 
obtained by varying Vq from -lOV to 25V. The source was grounded and Vd was stepped 
from 2V to 6V, in 2V steps. For this device, Vt was extracted to be 3.3V (±0.6V), consistent 
with enhancement mode.[9] The turn-on voltage (Vo), s-s and the on/off ratio were extracted 
to be -4.2V (±), 1.3V/dec and 2x10^ (between Vg = -5.8V and -4V from Fig. 8.10), 
respectively.
Parylene N =  300nm % 1 ] 2, 4, 6
L =  2
NW  density
800n
-600n
-200n
0 10 20 
Gate voltage (V)
b)
15|i
Vg [V] = -5 to 25 
(5V steps)<
8 ^
S 6g -
Q
0 2 4 6 8 10
Drain voltage (V)
Figure 8.10 a) Transfer scans fo r  the top-gate ZnO N W  FET with a SOOnm thick parylene N  as the gate  
dielectric layer. V j)-  2V  to 6 V in 2V  steps, b) Output scans fo r  the same device. L = 2.5pm, N W  density = 4
ZnO NWs, s/d-contact = Cr (-ISOnm).
The peak currents in the transfer scans (Fig. 8.10a) were extracted to be ~3.5pA, 6.9|liA and 
9.6pA, at Vd = 2V, 4V and 6V, respectively. The increase in the peak currents with Vd is
243
consistent with a transistor operating in the linear regime.[9] As already described in Chapter 
4 (Section 4.9), gm can be extracted by differentiating the transfer scans (Fig. 8.10a). Peak gm 
values for the present device were extracted to be ~0.17|iS, 0.35|iS, and 0.5IpS at Vd = 2V, 
4V and 6V, respectively. From the output scans, the linear trace of the current-voltage scans 
through the origin at low Vd indicated low SBs at the Cr-s/d contacts in this device. The 
channel length (L) for this device was 2.5pm and using the cylinder on infinite plate model, 
we estimated the upper and lower values of Ct to be ~0.48fF and 0.63fF, respectively. The 
mobility values for the present device were estimated to be between ~9cm^A/'-s and 
~1 lcm“W-s. Note that the calculated mobility values are comparable to those attained by the 
BG ZnO NW FET on the SiOi/Si substrate in Fig. 8.2, but lower than those attained in the 
TG device with the fluoropolymer dielectric in Fig. 8.7. These lower mobility values attained 
in the present device may be due to higher carrier scattering at the parylene-ZnO NW 
interface compared to the fluoropolymer-ZnO NW interface. The hysteresis (not shown here) 
in the TG ZnO NW FETs discussed in this section were typically < 2V.
8.4.2 Bottom-gate ZnO NW FET with parylene N gate dielectric layers
It was shown in the previous section that parylene N films were indeed fully compatible with 
TG ZnO NW FET structures. However, if for example further process steps were to be 
carried out on top of the deposited films following NW FET fabrication, it is essential to 
evaluate the robustness of such films. This section is intended to demonstrate the versatility 
of parylene N films by fabricating a BG ZnO NW FET on a 300nm parylene N film. A 
schematic of the device structure is shown in Fig. 8.11. The transfer and output scans for a 
representative BG ZnO NW FET with parylene N dielectric layer are shown in Fig. 8.12. The 
transistor contained 2 ZnO NWs in the channel.
Z n O  N W s  3 0 0 n m  th ic k  
P a ry len eN
Figure 8.11 Schematic o f  the hybrid bottom-gate ZnO N W  FET. The entire transistor was constructed on a
glass substrate with a 300nm thick parylene N film .
For this device, Vt, Vq, on/off ratio and s-s were extracted to be ~0.1V, -2.5V and 1.3V/dec, 
respectively. The extracted s-s in this device was comparable to that attained in the TG
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device with the parylene N dielectric (Fig. 8.10a). This suggested similar interface conditions 
in the two devices.
a) 10"'
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L = 5 pm
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Figure 8.12 a) Transfer scans at Vd = 10V and 12V  b) Output scans fo r  V c - - 1 0 V  to 25V  in 5V  steps. L = 
5pm, N W  density = 2NWs, s/d  contacts = Cr (~150nm).
However, higher Vd values were required to obtain similar current levels in this present 
device (Fig. 8.12). This can be explained by the poor adhesion of the Cr-s/d contacts 
deposited on the parylene N film, which resulted in non-optimised contacts to the ZnO NWs. 
The on/off ratio generally varied between lO'^  to 10^  in five separate devices that were 
measured. We extracted the peak gm to be ~80nS (Fig. 8.12a, right). The lower and upper 
field-effect mobility values were estimated to be ~3cm“/V-s and 4cm^/V-s, respectively. Note 
that these mobility values are smaller than those attained in the TG device with the 
fluoropolymer (Fig. 8.7) and the TG device with the parylene N (Fig. 8.10) gate dielectrics. 
Nevertheless, a field-effect mobility of 4cm“/V-s is still higher than that of a-Si:H and 
solution processable organic semiconductor FETs.
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8.5 Thermal stability of the ZnO NW FETs
This section examines the thermal stability of the ZnO NW FETs with inorganic (SiOi) 
dielectrics and organic (parylene N) dielectrics. The experimental data was obtained as 
follows: transfer measurements were obtained at different substrate temperatures ranging 
from room temperature (RT) to 384K, as shown in Fig. 8.13a-b. During this work, when the 
set temperature was reached, substrates were kept for up to 15min at the set temperature 
before electrical measurement were conducted. This ensured uniform temperature between 
device substrates and the heating stage. All measurements were conducted inside a dry N% 
glovebox to avoid undesirable effects that may have occurred in ambient air. Fig. 8.13a-b 
shows the current-voltage characteristics for the BG (SiOi) and TG parylene N FET 
structures at Vd = 6V. From the experimental data, the parameters of interest were extracted 
as follows: on-currents (Ion) at Vg = 25V, off-currents (log), on/ratio, gm, AVt and s-s.
Overall, Ion, and log did not change significantly. As such, the overall on/off ratios exhibited 
by the devices remained unchanged throughout the experiment (Fig. 8.13a-b). This indicated 
that thermal generation of carriers in ZnO NW and energetic barriers present at the s/d 
contacts were small and that defect states in the relatively large band gap of ZnO (~3.4eV) 
did not affect the temperature stability of the devices.[24] However, there were some 
profound differences between the transfer characteristics exhibited by the two devices which 
must be pointed out. The first relates to the forward and reverse sweep of the transfer scans in 
Fig. 8.13a for the BG device with the Si02 gate dielectric. In this figure, hysteresis can be 
seen to increase significantly with increasing temperature. The second relates to the 
hysteresis exhibited by the TG device with the parylene N gate dielectric (Fig. 8.13b) which 
did not increase significantly with temperature.
From the plots in Fig. 8.13c, it can be noted that the s-s values were stable between 300K and 
332K (0.5V/dec and 1 V/dec respectively) in the BG device (with Si02 gate dielectric). 
However, beyond 332K, s-s dramatically increased in this device. We note that thermal 
generation of carriers at higher temperatures can cause s-s to increase. [9] s-s values exhibited 
by the TG (parylene N) device at all measured temperatures appeared stable (Fig. 8.13c).
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Figure 8.13 Temperature-dependent data fo r  the bottom-gate (SiO^) and top-gate (parylene N) devices, a) 
Transfer scans fo r  the bottom-gate (SiO^) device, b) transfer scans fo r  the top-gate (parylene N), c) Extracted 
s-s fo r  the same devices, d) Arrhenius p lo t o f  g„, vs. 1/kT and estimated Ea values fo r  the devices, e) hysteresis
vs. temperature fo r  the devices.
From the Arrhenius plot of the gm in Fig. 8.13d, Ea was extracted to be -33meV and 44.4meV 
for the BG (SiOi) and TG (parylene N) devices, respectively. Such small Ea values indicated 
that the field-effect mobility in the two devices was not greatly influenced by small changes 
in the substrate temperature. However, the negative Ea of -33eV for the BG device hinted that 
carrier scattering in the channel increased with temperature, as would be expected in a 
traditional FET with near-ohmic s/d contacts. This happens because gm is directly related to 
the field-effect mobility. The positive Ea in the TG device suggests that the device was
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weakly influenced by energetic barriers at the contacts. As we have seen in Chapter 6 for the 
NW SGT, large SBs at the source contacts leads to increasing gm with temperature.
Fig. 8.13e shows a plot of the A V t  (hysteresis) exhibited by the two devices in the forward 
and reverse sweep of V g - In this figure, it can be noted that A V t  increases significantly for the 
BG ( S i O i )  device when the substrate temperature is increased. On the other hand, A V t  
exhibited by the TG (parylene N) device does not change significantly. These observations 
were in accordance with the measured transfer characteristics for the same devices in Fig. 
8.13a-b.
Work done by Ju et al [24] and Kim et al [25] on the temperature stability of ZnO NW FETs 
in BG configuration (with SiOi gate dielectric) revealed positive V t shifts with increasing 
substrate temperature. Both authors attributed this shift to the increase of energetic disorder at 
the SiOi-ZnO interfaces. There are several possible reasons for the significant increase in the 
A V t  and s-s in the BG (SiOi) in Fig. 8.13a. The most probable reasons may be: (1) increase 
in ZnO NW conductivity with increasing substrate temperature, which would have the effect 
of shifting the forward sweep of the transfer characteristics towards more negative V q  values. 
However, this does not appear to be the case in the TG device (parylene N). (2) Increase in 
charge trapping at SiOi-ZnO NW interface. This is because hysteresis is increasing with the 
substrate temperature in the BG device (SiOi). (3) Desorption of electron withdrawing 
moieties from the ZnO NW surface. This will change the conductivity of the ZnO NW 
surface leading to excess electrons and a shift in V t towards negative Vq values. Since very 
little changes were observed in the general characteristics of the TG device (parylene N) in 
Fig. 8.13b, it is fair to conclude that parylene N provides a much better interface to ZnO NW 
for stable FETs operation compared with SiOi.
8.6 ZnO NW FETs with parylene N gate dielectric on plastic substrates
This section demonstrates a hybrid ZnO NW FET on a fully transparent/flexible Polyethylene 
Naphthalate (PEN) substrate. The fabrication of this device was based on the 
photolithographic process which has been used throughout this thesis, as described in Chapter
4.
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Figure 8.14 Interdigitated electrode structures on a flexible transparent PE N  substrate. The inset is an AF M  
image verifying a ZnO N W  bridging device s/d-contacts. The scale bar in the interdigitated image 
corresponds to 2000pm. The scale bar in the inset corresponds to 10pm.
Very briefly, the fabrication process was performed as follows; first, a large A4 size PEN 
sheet was cut into approximately 2.5cm x 2.5cm pieces. Substrates were cleaned according to 
procedures described in Chapter 4. ZnO NWs in IP A suspension were transferred onto the 
PEN substrates using the spray coating method and photolithographic steps were performed 
to define ~150nm Cr metal layers as s/d contacts. Confirmations of ZnO NW bridging 
interdigitated electrodes (IDE) were verified by AFM. A typical example of the NWs 
bridging device electrodes is shown in Fig. 8.14. The PEN substrate (containing ZnO NWs 
with the Cr-s/d contacts) was then transferred to the parylene N deposition system and a 
SOOnm thick parylene N layer was deposited. A detailed description of the parylene N 
deposition steps can be found in Chapter 4. Polymerisation conditions of parylene N layers 
were such that plastics substrates could be coated without melting. Subsequently, a 60nm 
thick Au strip was evaporated through a shadow mask to overlap the channel area (IDE 
structure) and this served as the gate electrode to the device.
The different stages of parylene N film and gate deposition steps are shown in Fig. 8.15a-b. 
Fig. 8.15a shows an image of array of ZnO NW FET structures following parylene N film 
deposition. Fig. 8.15b shows an image of an array of completed FET structures on the PEN 
substrate. Fig. 8.15c shows an optical microscope image of a typical FET structure, with the 
channel area overlapped by a 1000pm wide Au strip. In this sense, the structure served as a 
proof of concept for transparent FETs since the Cr-s/d contacts and the Au gate electrode 
could be replaced with ITO electrodes as has been demonstrated in Refs:[l, 4, 5].
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GFigure 8.15 Array o f  transistors based on multiple ZnO NWs as the active channel material on a fu lly  
flexible PEN substrate, a) The plastic substrate contained 15 separate ZnO N W  FETs with parylene N  gate 
dielectric, b) The same substrate with parylene N film  and evaporated Au gate strips.
The transfer and output characteristics for the representative ZnO NW FET on the PEN 
plastic substrate with parylene N gate dielectric are shown in Fig. 8.16. The symmetrical plot 
of the source-drain currents in Fig. 8.16a indicates negligible gate leakage current in the 
device. In Fig. 8.16b, we extracted the on/off ratio to be -10^ for the device, s-s was extracted 
to be ~260mV/dec. gm at Vd = 0.2V, 0.4V and 0.6V were ealculated to be ~0.05pS, 0.1 pS, 
and 0.15p, respectively.
For this device, the NW density was confirmed be 2 ZnO NWs. The channel length was 
2.5pm. Using the cylinder on infinite plate model, the lower and upper estimated mobility 
values were ~49cm^/V-s and ~65em^/V-s, respectively. Considering that the device was not 
subjected to any thermal treatments, which are known to improve s/d contract properties, the 
estimated field-effect mobility values attained by the device was the highest we have 
recorded so far in the different NW materials we have investigated in this thesis. The low 
operating drain voltages and the steep s-s exhibited by the device is also promising for ZnO 
NW based FETs utilising fully flexible and transparent deviee components.
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Figure 8.16 Electrical characteristics fo r  the representative ZnO N W  FET on the PET plastic substrate, a) 
Family o f  transfer scans in the linear scale at Vd = 0.2V, 0.4V and 0.6V. b) Transfer scans fo r  the same 
device in the log-linear scale demonstrating on/off ratio o f  ~10^ (with the off-current only lim ited by the 
measurements unit), c) Output characteristics fo r  the device showing excellent gate-to-channel modulation
with increasing Vc,. L = 2.5pm.
8.7 Summary
ZnO is a wide band gap semiconductor which offers the possibility to assemble high 
performance field-effect transistors on optically transparent substrates. We have shown that a
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1pm thick organic gate dielectric such as solution processable fluoropolymer dielectric can 
offer enhanced transistor performance, with nano wire transistors exhibiting field-effect 
mobility in the range of 24cmW -s to 29cm^A^-s. The second organic dielectric we have used 
was vapour-phase deposited parylene N. The ZnO nanowire transistor with the parylene N 
gate dielectric offered improved thermal stability compared with transistors that were 
assembled on SiOi substrates in bottom-gate configuration. Field-effect mobility attained in 
ZnO nanowire transistors with parylene N gate dielectrics on a PET plastic substrate was 
estimated to range from 49cm^A^-s to 65cm^A/^-s. Even though the ZnO nanowire transistors 
that were fabricated and demonstrated contained non-transparent source, drain and gate 
electrodes, transparent conductors such as indium-tin-oxide can be adopted to produce 
optically transparent ZnO nanowire field-effect transistors. The assembly approach used to 
realise these nanowire transistors can also be adopted to assemble nanowire transistors based 
on other semiconducting nanowire materials including Si and Ge nanowires. This chapter 
also demonstrated the robustness of parylene N with regards to further processing steps 
which will be essential in the fabrication of pixel display drivers. Since, usually, emissive 
elements are fabricated within the proximity (on top) of the driving elements, suitable 
dielectrics that can offer high breakdown characteristics and at the same time survive 
multiple process steps will be crucial. Parylene N was demonstrated to survive multiple 
process steps performed on top of it, including sonication (during photolithography lift-off). 
Finally, we demonstrated a high performance ZnO nano wire transistor on a Polyethylene 
Naphthalate plastic substrate, with low temperature fabrication steps. This offers a viable 
route towards the realisation of low temperature nanowire transistor assembly on plastic 
substrates.
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9.0 Conclusions
This thesis was dedicated to the study and the development of solution processable nanowire 
field-effect transistors (NW FETs) that can be fabricated at relatively low temperatures for 
inexpensive printed electronics. As shown by this work, NW deposition was conducted at 
room temperature and fully working devices were obtained without further treatment. 
Nevertheless, NW FET performance improvement for some of the nanowire materials was 
demonstrated by annealing devices up to ~250°C.
The NW FETs developed in this work were based on several types of NWs including silicon, 
(Si) germanium (Ge) and zinc oxide (ZnO). Cadmium selenide (CdSe) NWs were also 
investigated, and promising results have been achieved, although this data is not reflected in 
this thesis in the attempt to keep it to a reasonable size and also due the semiconductor’s low 
stability.
For device fabrication, nanowire materials were dispersed in a variety of solvents and these 
NW inks were applied onto silicon-silicon dioxide (SiOi/Si), glass and plastic substrates to 
create semiconducting NW arrays. The SiOi/Si wafers were generally used as test substrates 
for initial NW transistor fabrication/optimisation, since it conveniently provided the gate 
dielectric and electrode respectively. For transistors that were assembled on the glass and 
plastic substrates, extra device processing steps were required to define the gate dielectric and 
gate electrode. In such cases, organic dielectrics (fluoropolymer and parylene N) were 
employed.
A substantial number of NW FETs were fabricated and characterised. The performance of 
NW FETs was found to vary greatly depending on a number of factors including the 
nanowire’s overall quality, crystallinity, surface states density, FETs source-drain metal 
contacts, the types of dielectrics and device processing etc.
We have shown that source-drain contact area treatment involved dilute hydrochloric acid 
etching prior to source-drain metal deposition as well as thermal anneal at just 200°C for up 
to Ihr can significantly improve the current transport properties, especially for Si NW FETs 
(Chapter 5). Si NW FETs with high work function source-drain contact metals like Au 
yielded j9-type accumulation characteristics. For such devices, operating currents in the range 
of l-200pA was achieved, when operating at drain and gate voltages of lOV and 60V, 
respectively. Low work function metal source-drain contacts like Ti and A1 in the Si NW 
FETs yielded unipolar /7-type devices. These observations could be explained by the fact that
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high work function metals produced much lower energetic barriers for holes at the source- 
drain contacts, whereas low work function metals produced low energetic contact barriers for 
electrons.
We also demonstrated hybrid NW based FETs in Chapters 5 and 8. These devices employed 
polymeric low-A: dielectrics with low temperature processability. Such devices demonstrated 
high charge carrier mobilities in the range of 5-20cm^W-s in Si NW FETs and 24-29cm^W-s 
in ZnO NW FETs. Unlike the NW FETs utilising SiOi gate dielectrics, the hybrid devices 
exhibited very low hysteresis of less than 2V at large gate voltage sweep range (up to 80V) 
and high on/off ratios between 10^-10^. The low hysteresis observed in the hybrid devices 
was likely due to the low density of interfacial states and the wrap-around gate structures, 
compared to SiOz dielectrics with significant interface states.
Overall, organic dielectrics offered comparable performances parameters and even sometime 
exceeded the performance of transistors with SiOi bottom-gate dielectrics. Two clear 
examples of such situations were demonstrated with Si and ZnO NW FETs in Chapters 5 and 
8, respectively. The low temperature deposition of parylene N dielectric also made it 
possible to demonstrate a range of different transistor architectures including bottom-gate as 
well as a high performance top-gate ZnO NW FET on a fully flexible PEN substrate. The 
output current for an exemplary device discussed in Chapter 8 was ~1 pA at just 0.6V (drain 
voltage) and the field-effect mobility values for this device was in the range of 49-65cm^W-s. 
These high performance transistors have been achieved through the dedicated efforts in: (1) 
the development of solvent-based NW deposition methods, (2) investigation of contact 
related issues associated with the low temperature assembly of inorganic NW based 
transistors, (3) understanding the influence of interface states at the NW-insulator interface 
and interface states resulting form adsorbed polar species on the small diameter NWs. The 
key areas concerning device materials and device assembly which had to be addressed to 
ensure the success of this work will be discussed next.
9.1 Nanowire material characterisation
The Si and Ge NWs were acquired from industrial sponsor of the project and have been 
synthesized by the supercritical-fluid solid method. The ZnO NWs were grown in-house 
using a vapour transport technique. Various characterisation tools, including SEM, TEM and 
photoluminescence were used to study the crystalline structure, morphological defects, and 
impurity particulates in the NW-materials.
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It was revealed that the Si and Ge NW were neither straight nor free from impurities and non­
nanowire particles. Si NWs were found to be core-shell structures, composed of a single 
crystal core with predominant growth along the [100] crystalline direction and covered by an 
amorphous organic/inorganic shell that can be up to 25nm thick. The Ge NWs were found to 
be single crystalline nanowire materials with [110] growth direction, with thin (few 
nanometres) amorphous GeO;  ^ surface layers. Transmission electron microscope 
characterisation revealed that both the Si and Ge NWs also contained large quantities of 
particulates that included:
• Tethered growth catalyst to the ends o f  some NWs
• Severely deformed NWs
• ‘Flakes ’ which were chemically identical to Si or Ge materials.
Transmission electron microscope analysis of the ZnO NWs revealed single crystalline 
Wurtzite nanowire materials with growth direction along the [0001] crystalline direction and 
free from surface layers. Analysis of the ZnO NWs using scanning electron microscope 
images revealed particulates and amorphous ZnO materials resulting from the vapour 
transport growth process adopted. All of the NWs that were used in this work were on the 
order of 10s of micrometers long. The range of diameters of the Si NWs, Ge NWs, and ZnO 
NWs were 5-75nm, 10-80nm, and 70-15Onm, respectively.
9.2 Nanowire deposition at room temperature
Directed assembly of NWs to form highly dense orientated array of NWs over large area 
surfaces is probably the biggest challenge facing large scale production of NW electronic 
devices. This is because solution based NW-inks are not like solution processable organic 
semiconductors that can be applied over surfaces to form a continuous film of 
semiconducting material. The author has developed two genuine techniques capable of 
transferring dense arrays of semiconducting NWs from solutions onto virtually any surface at 
room temperature, over large areas. The two NW transfer methods developed in this work 
were:
• Spray-coating
• Modified-dipcoating.
The Spray coating deposition approach was based on a standard air brush kit. In this method, 
compressed air was mixed with solutions containing NWs to create mists that were then
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directed onto device substrate surfaces. NW alignment was achieved by orientating device 
substrates at an angle to the direction of the mist flow. The Modified-dipcoating method 
exploited surface tension between two solutions of different densities. With this approach, 
high degree of NW alignment was achieved through the shear force acting on the NWs, 
during dip-coating of the substrate movement. Using the modified-dipcoating method, NW 
densities greater than 50NWs/pm^ was achieved.
9.3 Formation of electrical contacts in nanowire transistor
The high temperatures that are routinely used for forming contacts with low Schottky barriers 
at transistor source-drain contacts could not be employed in this work. As such, a range of 
metals with specific work functions were employed. Various surface contact area treatment 
processes were also employed to minimise the energetic barriers at source-drain contacts in 
the NW transistors.
9.3.1 Contact formations in Si nanowires
Using Si NWs as a representative channel material. Chapter 5 was devoted to the study of 
contact area optimisation in Si NW FETs. Among the different surface-contact treatments 
investigated in this work, it was established that HF etching and 200°C thermal annealing 
substantially improved charge injection characteristics in the Si NWs FETs. The 
improvement was attributed to the effective removal of the shells with HF and the possibility 
of forming almost clean contact interfaces through the 200°C annealing. Using different work 
function metals as the FET source-drain contacts, it was established that Au-Vê?, Ni-s/d, and 
W-s/d contacts to Si NWs yielded p-type transistor transport characteristics, whereas Ti and 
A1 produced «-type transport. This observation can be beneficial for creating CMOS type 
logic with the same Si NWs without doping. For the p-type Si NW FETs, activation energy 
(Ea) values of the channel conductance (including the contacts) for Au-s/d, Ni-s/d and W-s/d 
contacts were obtained (0.1 eV, 0.32eV, and 0.39eV, respectively). These Ea values were 
directly related to FET performance/output currents (Chapter 5). Due the lowest injection 
barriers for hole carriers, much higher device output currents were obtained in FETs with Au- 
s/d contacts.
Chapter 6 goes against conventional beliefs and exploited significant Schottky barriers (SBs) 
associated with non-optimised contacts. In this chapter we described entirely new transistor 
operation in NWs FETs. The Si NW FETs with the large SBs at the contacts were 
characterised by: (1) extremely low current-voltage saturation characteristics at low drain
258
voltages. (2) After saturation, device output currents remained extremely flat with further 
increase of drain bias. The low current-voltage characteristics in such devices can lead to the 
possibility of realising highly efficient low-power NW-based transistors. To explain the effect 
of the very low saturation voltages, a capacitance model, originally proposed for planar 
transistors with Schottky source contacts called “source-gated transistor” (SGT) was 
employed. We showed that a large gate field (generated by a large gate voltage) can 
effectively manipulate the Schottky barrier height at the reverse bias Schottky barriers at the 
source contact and lower it. This led to extremely early saturation currents at less than 2V 
(drain voltages), even at very high gate voltages and device current insensitivity to changes in 
drain voltages after saturation. Moreover, there is a possibility to overcome short channel 
effects in such devices. In NW SGTs the change in saturation voltage with the gate voltage 
can be some 50 times less than in conventional NW FETs with near ohmic source-drain 
contacts. 2D simulations were used to successfully reproduce experimentally observed 
features of the high SB NW FETs including early saturation current-voltage curves after 
source pinch-off, subthreshold behaviour and even the level of currents at similar biasing 
conditions, assuming comparable barrier heights.
9.4 Interface states in nanowire transistors
Another feature in the NW transistors which was observed particularly in the Si and Ge NWs 
was hysteresis effects in transfer scans, upon forward and reverse sweeps of the gate voltage 
(Chapters 5 and 7). In the literature, this feature is attributed to charge trapping at the NWs- 
insulator interface and the presence of polar species (H2O) on the NW surfaces. In both 
material systems, hysteresis loops greater than 30V were recorded in devices that were 
assembled on Si/SiOi substrates. However, we have shown that hysteresis can be effectively 
eliminated in Si NWs FETs by adopting a top-gated device structure with a 1pm thick 
fluoropolymer gate dielectric. Detail discussions on the hysteresis effect in the Si NW FETs 
can be found in Chapter 5. The hybrid top-gate Si NW FETs with 1pm thick fluoropolymer 
gate dielectrics almost completely eliminated the hysteresis effect and maintained the 
excellent device metrics including high on/off ratios (~10^), low hysteresis of (~2V), and low 
threshold voltage variation under 12hr gate bias stress.
The mechanism in Ge NW FETs which gave rise to the hysteresis effect was markedly 
different from that observed in the Si NW FETs. In the Ge NW FETs, hysteresis could not be 
eliminated simply by adopting a different gate dielectric material. Certainly in the literature,
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it is well documented that the hysteresis effect in Ge NW FETs stems from the unstable 
germanium oxides that readily forms on the Ge surface within minutes of ambient air 
exposure. Experimental data and discussions in Chapter 8 suggested that field-effect 
characteristics in the pristine Ge NWs were most likely due to surface states. From transient 
measurements at various gate voltages, field-effect relaxation characteristics, lasting over the 
course of several tens of seconds were observed in both M-type and j^-type ambi-polar 
regimes. The trapping/detrapping dynamics apparently exhibited exponential behaviour at 
room temperature, which then become complex functions at higher substrate temperatures. 
The various procedures we exploited to reduce hysteresis were: (1) dilute HCl etch of GeOx 
layers, (2) passivation of Ge NWs with self-assembly monolayer (SAM). The SAMs were 
found to offer some improvements in Ge NW FET characteristics. In particular, ODPA SAM 
provided the lowest hysteresis (<2.5V over lOOV gate scan), at the expense of low FET 
on/off ratios (-100). These findings indicate that the Ge NW surface plays a pivotal role in 
Ge NW FET performance. At the same time, we can suggest adequate functionalisation of Ge 
surfaces for effective elimination/reduction of surface states.
9.5 Future work
Overall, performance target for NW FETs is likely to be set by poly-silicon transistors, with 
mobility in the range few tens to lOOcm^/Vs. These numbers are significantly higher than 
mobility for the best organic FETs. To achieve such high mobility low temperature solution 
processable transistors, the strategy will be to produce aligned, dense, mono-layers of high 
mobility NWs with statistically high number of NWs crossing the source-drain electrodes 
estimated to be at least -30-50 NWs per single device. Such number of NWs is likely to be 
needed for consistent NW FETs performance taking into account that some NWs fail to 
conduct, and some have very low conductivity, or poor contact. In the next few short sections 
we look closer at possible research directions towards high NW performance in FETs.
9.5.1 Nanowire deposition
In general, dense positioning of NWs is needed only within the transistor channel. This can be 
achieved by several techniques as follows: (1) it should be possible to combine the spray- 
coating method with self-assembly techniques, where only the channel area is treated to allow 
NW attachment; (2) dielectrophoresis (DEP) is a very promising approach to assemble, 
orient, and position NWs in pre-determined areas. DEP has the potential to be quick, scalable, 
and well controllable.
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9.5.2 Nanowire materials
Among the NW materials used in this work, ZnO and Si NWs delivered the best performance 
transistors. ZnO NW devices were found to be sensitive to the atmospheric environment, so 
any future work will need to consider appropriate encapsulations. SFLS grown Si NWs were 
the most practical materials due to their high mobility and relatively good environmental 
stability. Importantly, Si NW with polysilane shells (which arise from the growth precursor) 
can be used without special treatment of electrode area due to partial conductivity of 
polysilane shell. This shell conductivity can significantly simplify the device fabrication 
process. Ge NWs demonstrated outstanding potential, although they require strict control of 
surface oxide layers which must be removed and/or passivated before NW devices can be 
exposed to ambient air.
9.5.3 Devices
Important observation from the current work is that SiOi is not a very good gate insulating 
material, and should be avoided in the future. Surround-gate structures based on either 
organic or atomic-layer deposited (ALD) dielectrics are more suitable. In particular, ALD 
gate oxides can be very thin, thus reducing device driving voltages approximately ten-fold 
Intrinsic Si and Ge NW properties open up opportunities for CMOS type logic based on 
undoped NW FETs with various work function electrodes. Simple surface passivation 
strategies might be sufficient to vary the surface conductivity in the Si and Ge NWs to 
produce either n- or ^ -type conduction. NW FETs with a small number of Si and Ge NWs (or 
high density of oxide NWs) can be used for transparent electronics. Utilisation of transparent 
electrodes based on ITO can ensure good device transparency in the visible part of the 
spectrum. To achieve all-printed NW FETs integrated into simple circuits will be the next 
challenge. It has been shown in collaboration with a Final Year project student (Richard 
Bale) that ink-jet printed nanoparticle silver inks can be used to produce electrodes for NW 
transistors. As a result, ink-jet printing of various NW FET layers combined with solvent 
based NW deposition is a realistic way forward for fully printed NW devices.
As a final remark, NW transistors can offer a platform to develop not only circuit 
applications, but a much wider choice of devices. In particular, NW FET-based bio- or 
chemical sensors can offer unprecedented sensitivity and versatility compared to standard 
sensor approaches.
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